{"id":"https://openalex.org/W7147658191","doi":"https://doi.org/10.1109/lascas67804.2026.11457108","title":"Design of a PI-Controller ASIC for a Multilevel Converter Using High-Level Synthesis and LibreLane","display_name":"Design of a PI-Controller ASIC for a Multilevel Converter Using High-Level Synthesis and LibreLane","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147658191","doi":"https://doi.org/10.1109/lascas67804.2026.11457108"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114198928","display_name":"Francisca Donoso","orcid":null},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":true,"raw_author_name":"Francisca Donoso","raw_affiliation_strings":["Universidad Técnica Federico Santa María,Valparaíso,Chile"],"affiliations":[{"raw_affiliation_string":"Universidad Técnica Federico Santa María,Valparaíso,Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084592875","display_name":"N. Salvador","orcid":null},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Nelson Salvador","raw_affiliation_strings":["Universidad Técnica Federico Santa María,Valparaíso,Chile"],"affiliations":[{"raw_affiliation_string":"Universidad Técnica Federico Santa María,Valparaíso,Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031184220","display_name":"Christian A. Rojas","orcid":"https://orcid.org/0000-0002-2071-1665"},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Christian A. Rojas","raw_affiliation_strings":["Universidad Técnica Federico Santa María,Valparaíso,Chile"],"affiliations":[{"raw_affiliation_string":"Universidad Técnica Federico Santa María,Valparaíso,Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049958788","display_name":"Jorge I. Mar\u00edn","orcid":null},"institutions":[{"id":"https://openalex.org/I130474213","display_name":"Pontificia Universidad Cat\u00f3lica de Valpara\u00edso","ror":"https://ror.org/02cafbr77","country_code":"CL","type":"education","lineage":["https://openalex.org/I130474213"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Jorge Mar\u00edn","raw_affiliation_strings":["Pontificia Universidad Católica de Valparaíso,Valparaíso,Chile"],"affiliations":[{"raw_affiliation_string":"Pontificia Universidad Católica de Valparaíso,Valparaíso,Chile","institution_ids":["https://openalex.org/I130474213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035484485","display_name":"Gonzalo Carvajal","orcid":"https://orcid.org/0000-0003-1116-6180"},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Gonzalo Carvajal","raw_affiliation_strings":["Universidad Técnica Federico Santa María,Valparaíso,Chile"],"affiliations":[{"raw_affiliation_string":"Universidad Técnica Federico Santa María,Valparaíso,Chile","institution_ids":["https://openalex.org/I75778554"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5114198928"],"corresponding_institution_ids":["https://openalex.org/I75778554"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.94249793,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.6547999978065491,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.6547999978065491,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.0949999988079071,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.03590000048279762,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8446999788284302},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7498999834060669},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7135000228881836},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5525000095367432},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.42500001192092896},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4187999963760376},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38659998774528503},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.37860000133514404},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.37610000371932983},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.34950000047683716}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8446999788284302},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7498999834060669},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7135000228881836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6079000234603882},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5525000095367432},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5038999915122986},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.42500001192092896},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4187999963760376},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38659998774528503},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3828999996185303},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.37860000133514404},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.37610000371932983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35679998993873596},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.34950000047683716},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.34529998898506165},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3303999900817871},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.3138999938964844},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3070000112056732},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.29580000042915344},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2867000102996826},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.28459998965263367},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.27630001306533813},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.27559998631477356},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.27239999175071716},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2678000032901764},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.26089999079704285},{"id":"https://openalex.org/C178911571","wikidata":"https://www.wikidata.org/wiki/Q593143","display_name":"Power electronics","level":3,"score":0.25839999318122864},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2581999897956848},{"id":"https://openalex.org/C2777480716","wikidata":"https://www.wikidata.org/wiki/Q23582796","display_name":"Resource consumption","level":2,"score":0.2578999996185303},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.257099986076355},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.25360000133514404},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.25099998712539673},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25099998712539673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4660697281360626,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2031820474","https://openalex.org/W2085244180","https://openalex.org/W2538745493","https://openalex.org/W2896686672","https://openalex.org/W2939386056","https://openalex.org/W3212867926","https://openalex.org/W4294982716","https://openalex.org/W4399039703","https://openalex.org/W4404689285","https://openalex.org/W4413416966","https://openalex.org/W4413456485"],"related_works":[],"abstract_inverted_index":{"This":[0,138],"paper":[1],"presents":[2],"the":[3,30,60,65,70,141],"design":[4,18,27,72,101,133],"and":[5,49,96,108,124,126],"validation":[6],"of":[7,33,38],"a":[8,17],"fixed-point":[9,43,71],"PI":[10],"controller":[11],"for":[12,46,121,150],"power":[13,94],"electronics":[14],"applications,":[15],"introducing":[16],"flow":[19,102,139,144],"based":[20],"on":[21],"high-level":[22,35,110,154],"synthesis":[23,111],"tools.":[24],"The":[25,99],"proposed":[26,100],"methodology":[28],"tackles":[29],"long-standing":[31],"challenge":[32],"migrating":[34],"floating-point":[36,81],"representations":[37],"control":[39],"algorithms":[40],"into":[41],"hardware-efficient":[42],"implementations":[44],"suitable":[45],"FPGA":[47,122],"prototyping":[48,123],"ASIC":[50,132],"integration.":[51],"A":[52],"threelevel":[53],"flying":[54],"capacitor":[55],"converter":[56],"(3L-FCC)":[57],"serves":[58],"as":[59],"case":[61],"study":[62],"to":[63,75,88,113],"demonstrate":[64],"approach.":[66],"Using":[67],"software-in-the-loop":[68],"verification,":[69],"is":[73,86,103],"shown":[74],"maintain":[76],"functional":[77],"equivalence":[78],"with":[79,135],"its":[80],"reference.":[82],"Furthermore,":[83],"wordlength":[84],"exploration":[85],"conducted":[87],"analyze":[89],"trade-offs":[90],"between":[91],"accuracy,":[92],"area,":[93],"consumption":[95],"resource":[97],"utilization.":[98],"validated":[104],"using":[105],"both":[106],"proprietary":[107],"opensource":[109],"tools":[112],"generate":[114],"RTL":[115],"descriptions,":[116],"which":[117],"are":[118],"later":[119],"used":[120],"verification":[125],"also":[127],"processed":[128],"through":[129],"an":[130],"open-source":[131],"framework":[134],"minor":[136],"modifications.":[137],"complements":[140],"traditional":[142],"RTL-to-GDSII":[143],"by":[145],"reducing":[146],"HDL":[147],"development":[148],"time":[149],"designs":[151],"derived":[152],"from":[153],"algorithms.":[155]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}