{"id":"https://openalex.org/W7147102746","doi":"https://doi.org/10.1109/lascas67804.2026.11457104","title":"Current-Controlled Pseudo-Resistor Aimed at the $\\mathrm{T} \\Omega$ Range","display_name":"Current-Controlled Pseudo-Resistor Aimed at the $\\mathrm{T} \\Omega$ Range","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147102746","doi":"https://doi.org/10.1109/lascas67804.2026.11457104"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024027139","display_name":"Gabriel Maranh\u00e3o","orcid":"https://orcid.org/0000-0001-5651-6661"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gabriel Maranh\u00e3o","raw_affiliation_strings":["Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florianópolis,SC,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florianópolis,SC,Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040672397","display_name":"Deni Germano Alves Neto","orcid":"https://orcid.org/0000-0003-1905-5434"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Deni Germano Alves Neto","raw_affiliation_strings":["Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florianópolis,SC,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florianópolis,SC,Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036909929","display_name":"M.C. Schneider","orcid":"https://orcid.org/0000-0001-5733-9468"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M\u00e1rcio Cherem Schneider","raw_affiliation_strings":["Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florianópolis,SC,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florianópolis,SC,Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35452557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.8151999711990356,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.8151999711990356,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.02879999950528145,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0272000003606081,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9387999773025513},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9375},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6032999753952026},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5910999774932861},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5666999816894531},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5365999937057495},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.5210999846458435},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.44679999351501465},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.3781999945640564}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9387999773025513},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9375},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6363000273704529},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6032999753952026},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5910999774932861},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5666999816894531},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5609999895095825},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5365999937057495},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.5210999846458435},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.44679999351501465},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4325000047683716},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.3781999945640564},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.3587999939918518},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.3418999910354614},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3391999900341034},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.3384999930858612},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.336899995803833},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3330000042915344},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.32109999656677246},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3206999897956848},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.29420000314712524},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28700000047683716},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2865000069141388},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.28630000352859497},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.28119999170303345},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.27140000462532043},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.2711000144481659},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2669000029563904},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.266400009393692},{"id":"https://openalex.org/C155386361","wikidata":"https://www.wikidata.org/wiki/Q1649571","display_name":"Process control","level":3,"score":0.250900000333786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1557514514","https://openalex.org/W2026996308","https://openalex.org/W2509665696","https://openalex.org/W2547241446","https://openalex.org/W2759333445","https://openalex.org/W2803083542","https://openalex.org/W2911951257","https://openalex.org/W3008212765","https://openalex.org/W3044909400","https://openalex.org/W3081773914","https://openalex.org/W3208770393","https://openalex.org/W4226160124","https://openalex.org/W4327808166","https://openalex.org/W4399459570"],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,28,48,94],"pseudo-resistor":[4,36],"capable":[5],"of":[6,9,12,20,51,73,102],"achieving":[7],"resistances":[8,72,101],"the":[10,35,52,64,69],"order":[11],"some":[13],"units":[14],"of$\\mathrm{T}":[15],"\\Omega$.":[16],"A":[17],"topology":[18],"consisting":[19],"NMOS":[21],"and":[22,27,45,58,99],"PMOS":[23],"networks,":[24],"operational":[25],"amplifiers,":[26],"reference":[29],"transistor":[30],"was":[31,41,91],"developed":[32],"to":[33],"enhance":[34],"linearity.":[37],"The":[38,88],"circuit":[39],"performance":[40],"validated":[42],"through":[43],"simulations":[44,62],"measurements,":[46],"providing":[47],"comprehensive":[49],"evaluation":[50],"device":[53],"behavior":[54],"under":[55],"different":[56],"bias":[57],"process":[59,86,98],"conditions.":[60],"DC":[61],"using":[63,93],"layout-extracted":[65],"view":[66],"demonstrated":[67,100],"that":[68],"structure":[70],"achieved":[71],"approximately$1.75":[74],"~\\mathrm{T}":[75,82,84,105],"\\Omega$,":[76],"with":[77],"resistance":[78],"variations":[79],"ranging":[80],"from$1.7":[81],"\\Omega$to$1.8":[83],"\\Omega$across":[85],"variations.":[87],"chip":[89],"design":[90],"fabricated":[92],"CMOS":[95],"65":[96],"nm":[97],"up":[103],"to$1.87":[104],"\\Omega$in":[106],"measurements.":[107]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-04-02T00:00:00"}