{"id":"https://openalex.org/W7147096806","doi":"https://doi.org/10.1109/lascas67804.2026.11457086","title":"Exploring Charge-Based Mosfet Compact Models with ACM-2 as a Design-Oriented Paradigm","display_name":"Exploring Charge-Based Mosfet Compact Models with ACM-2 as a Design-Oriented Paradigm","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147096806","doi":"https://doi.org/10.1109/lascas67804.2026.11457086"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058722403","display_name":"Rafaella Fiorelli","orcid":"https://orcid.org/0000-0001-9434-4397"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Rafaella Fiorelli","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Sevilla,Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069075497","display_name":"Mat\u00edas Miguez","orcid":"https://orcid.org/0000-0003-1650-4505"},"institutions":[{"id":"https://openalex.org/I875251973","display_name":"Universidad Cat\u00f3lica del Uruguay","ror":"https://ror.org/019xvpc30","country_code":"UY","type":"education","lineage":["https://openalex.org/I875251973"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Mat\u00edas Miguez","raw_affiliation_strings":["Universidad Católica del Uruguay,Montevideo,Uruguay"],"affiliations":[{"raw_affiliation_string":"Universidad Católica del Uruguay,Montevideo,Uruguay","institution_ids":["https://openalex.org/I875251973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan N\u00fa\u00f1ez","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Sevilla,Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058722403"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91363781,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.49639999866485596,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.49639999866485596,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3783999979496002,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.029400000348687172,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6363000273704529},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5098000168800354},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5045999884605408},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4345000088214874},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4246000051498413},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.367000013589859},{"id":"https://openalex.org/keywords/simplicity","display_name":"Simplicity","score":0.34369999170303345},{"id":"https://openalex.org/keywords/power-mosfet","display_name":"Power MOSFET","score":0.33239999413490295},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32359999418258667}],"concepts":[{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6363000273704529},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.567799985408783},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5098000168800354},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5045999884605408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4884999990463257},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4345000088214874},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4246000051498413},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.367000013589859},{"id":"https://openalex.org/C2776372474","wikidata":"https://www.wikidata.org/wiki/Q508291","display_name":"Simplicity","level":2,"score":0.34369999170303345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3382999897003174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33820000290870667},{"id":"https://openalex.org/C88653102","wikidata":"https://www.wikidata.org/wiki/Q570553","display_name":"Power MOSFET","level":5,"score":0.33239999413490295},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32359999418258667},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32190001010894775},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31949999928474426},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.31679999828338623},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.3165000081062317},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.31610000133514404},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.3100000023841858},{"id":"https://openalex.org/C207609745","wikidata":"https://www.wikidata.org/wiki/Q4944086","display_name":"Bootstrapping (finance)","level":2,"score":0.30300000309944153},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.27869999408721924},{"id":"https://openalex.org/C101454708","wikidata":"https://www.wikidata.org/wiki/Q17106019","display_name":"Standard Model (mathematical formulation)","level":3,"score":0.2685000002384186},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.2662000060081482},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.2635999917984009},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C67186912","wikidata":"https://www.wikidata.org/wiki/Q367664","display_name":"Data modeling","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.25769999623298645},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.25540000200271606}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2114750951","https://openalex.org/W2118913748","https://openalex.org/W2121579217","https://openalex.org/W2131947274","https://openalex.org/W2498970880","https://openalex.org/W2750546433","https://openalex.org/W4283023098","https://openalex.org/W4399849577","https://openalex.org/W4409660349"],"related_works":[],"abstract_inverted_index":{"Charge-based":[0],"MOSFET":[1],"compact":[2,50,77,132],"models":[3,51,75],"provide":[4],"a":[5,107],"physically":[6],"consistent":[7],"framework":[8],"to":[9,48,81,101],"describe":[10],"transistor":[11],"charges":[12],"and":[13,25,31,55,66,76,83,92,112,125],"capacitances":[14],"across":[15],"operating":[16],"regimes.":[17],"Unlike":[18],"current-based":[19],"approaches,":[20],"they":[21],"enforce":[22],"charge":[23],"conservation":[24],"yield":[26],"reliable":[27],"predictions":[28],"of":[29,110],"dynamic":[30],"RF":[32],"behavior.":[33],"This":[34],"paper":[35],"reviews":[36],"the":[37,56,69,102],"main":[38],"charge-based":[39],"formulations,":[40],"ranging":[41],"from":[42],"industrial":[43,74],"standards":[44],"(BSIM,":[45],"PSP,":[46],"HiSIM)":[47],"academic":[49],"such":[52],"as":[53,106],"EKV":[54],"recent":[57],"ACM-2":[58,104],"five-parameter":[59],"approach.":[60],"We":[61,115],"contrast":[62],"their":[63],"philosophies,":[64],"complexity,":[65],"accuracy,":[67],"highlighting":[68],"trade-offs":[70],"between":[71],"highly":[72],"parameterized":[73],"analytical":[78,113],"formulations":[79],"oriented":[80],"design":[82],"education.":[84],"Representative":[85],"applications":[86],"in":[87,134],"analog/RF":[88],"design,":[89],"digital":[90],"timing":[91],"power":[93],"estimation":[94],"are":[95],"discussed.":[96],"Particular":[97],"attention":[98],"is":[99],"given":[100],"lightweight":[103],"model":[105],"paradigmatic":[108],"example":[109],"simplicity":[111],"clarity.":[114],"conclude":[116],"by":[117],"outlining":[118],"current":[119],"challenges-advanced":[120],"device":[121],"architectures,":[122],"quantum":[123],"effects,":[124],"automated":[126],"parameter":[127],"extraction-and":[128],"perspectives":[129],"for":[130],"future":[131],"modeling":[133],"deeply":[135],"scaled":[136],"technologies.":[137]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}