{"id":"https://openalex.org/W7147680253","doi":"https://doi.org/10.1109/lascas67804.2026.11457084","title":"VLSI Implementation of Alphaevolve Based Rank-48 Algorithm for 4\u00d74 Real-Valued Matrix Multiplication","display_name":"VLSI Implementation of Alphaevolve Based Rank-48 Algorithm for 4\u00d74 Real-Valued Matrix Multiplication","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147680253","doi":"https://doi.org/10.1109/lascas67804.2026.11457084"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050933189","display_name":"Ettore Napoli","orcid":"https://orcid.org/0000-0002-6200-3990"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Ettore Napoli","raw_affiliation_strings":["University of Salerno,DIEM,Salerno,Italy"],"affiliations":[{"raw_affiliation_string":"University of Salerno,DIEM,Salerno,Italy","institution_ids":["https://openalex.org/I131729948"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050933189"],"corresponding_institution_ids":["https://openalex.org/I131729948"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.94898872,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.4284999966621399,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.4284999966621399,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.13920000195503235,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.12559999525547028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8101000189781189},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.7132999897003174},{"id":"https://openalex.org/keywords/multiplication-algorithm","display_name":"Multiplication algorithm","score":0.6743999719619751},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5870000123977661},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.572700023651123},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.48089998960494995},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4772999882698059},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43689998984336853}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8101000189781189},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.7132999897003174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7049000263214111},{"id":"https://openalex.org/C201290732","wikidata":"https://www.wikidata.org/wiki/Q130762","display_name":"Multiplication algorithm","level":3,"score":0.6743999719619751},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.647599995136261},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5870000123977661},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.572700023651123},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.48089998960494995},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4772999882698059},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43689998984336853},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4320000112056732},{"id":"https://openalex.org/C163561899","wikidata":"https://www.wikidata.org/wiki/Q1994977","display_name":"Logical matrix","level":3,"score":0.39590001106262207},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.38589999079704285},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.3546999990940094},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.3346000015735626},{"id":"https://openalex.org/C185529760","wikidata":"https://www.wikidata.org/wiki/Q164307","display_name":"Binary operation","level":2,"score":0.30570000410079956},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3050000071525574},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.2939999997615814},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2883000075817108},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2572999894618988},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4017336666584015,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2035476608","https://openalex.org/W2065815779","https://openalex.org/W2094756095","https://openalex.org/W2738778419","https://openalex.org/W4388705073","https://openalex.org/W4400230394","https://openalex.org/W4407315468","https://openalex.org/W4410985823"],"related_works":[],"abstract_inverted_index":{"Matrix":[0],"multiplication":[1,67],"circuits":[2],"are":[3],"widely":[4],"used":[5],"as":[6],"accelerators":[7],"in":[8,23,70,90,94],"3D":[9],"graphics,":[10],"communications,":[11],"artificial":[12],"intelligence,":[13],"and":[14,50,126],"other":[15],"domains.":[16],"Recent":[17],"years":[18],"have":[19],"seen":[20],"significant":[21],"advances":[22],"efficient":[24],"algorithms":[25],"for":[26,33,63,113,144],"small-dimension":[27],"matrix":[28,66],"multiplication.":[29],"The":[30],"AlphaEvolve":[31],"algorithm":[32,47,62,82,87],"complex-valued":[34],"matrices":[35],"achieves":[36,123],"rank-48":[37],"using":[38],"only":[39],"48":[40],"binary":[41],"multiplications,":[42],"improving":[43],"on":[44],"the":[45,51,76,81,85,102,110,120,129,138,141],"Naive":[46,86,111,121],"(64":[48],"multiplications)":[49],"previous":[52],"best-known":[53],"methods":[54],"(49":[55],"multiplications).":[56],"Following":[57],"this":[58],"development,":[59],"a":[60,95],"new":[61],"real-valued":[64],"4\u00d74":[65],"was":[68],"proposed":[69,103,142],"June":[71],"2025.":[72],"This":[73],"work":[74],"presents":[75],"first":[77],"hardware":[78,107],"implementation":[79,112,122],"of":[80,140],"benchmarked":[83],"against":[84],"commonly":[88],"employed":[89],"commercial":[91],"accelerators.":[92],"Synthesized":[93],"14":[96],"nm":[97],"FinFET":[98],"standard":[99],"cell":[100],"library,":[101],"circuit":[104],"requires":[105],"fewer":[106],"resources":[108],"than":[109],"input":[114],"bit-widths":[115],"above":[116],"40":[117],"bits.":[118],"While":[119],"higher":[124],"speed":[125],"lower":[127],"power,":[128],"performance":[130],"gap":[131],"decreases":[132],"with":[133],"increasing":[134],"operand":[135],"size,":[136],"highlighting":[137],"potential":[139],"approach":[143],"high-precision":[145],"applications.":[146]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}