{"id":"https://openalex.org/W7147232656","doi":"https://doi.org/10.1109/lascas67804.2026.11457074","title":"Lightweight Yet Powerful: Optimized Tightly Coupled Hyperdimensional Computing Accelerators","display_name":"Lightweight Yet Powerful: Optimized Tightly Coupled Hyperdimensional Computing Accelerators","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147232656","doi":"https://doi.org/10.1109/lascas67804.2026.11457074"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101496997","display_name":"Mohsen Asghari","orcid":"https://orcid.org/0000-0002-4872-6906"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Mohsen Asghari","raw_affiliation_strings":["Concordia University,Electrical and Computer Engineering,Montreal,Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University,Electrical and Computer Engineering,Montreal,Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071008313","display_name":"S\u00e9bastien Le Beux","orcid":"https://orcid.org/0000-0003-1778-0253"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sebastien Le Beux","raw_affiliation_strings":["Concordia University,Electrical and Computer Engineering,Montreal,Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University,Electrical and Computer Engineering,Montreal,Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5120536562","display_name":"Ron Mankarious","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158065","display_name":"Office of Polar Programs","ror":"https://ror.org/05nwjp114","country_code":"US","type":"government","lineage":["https://openalex.org/I1311060795","https://openalex.org/I4210150888","https://openalex.org/I4210158065"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ron Mankarious","raw_affiliation_strings":["Product Management, Polarsat Inc.,Montreal,Canada"],"affiliations":[{"raw_affiliation_string":"Product Management, Polarsat Inc.,Montreal,Canada","institution_ids":["https://openalex.org/I4210158065"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101496997"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91863941,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"05"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0031999999191612005,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6248000264167786},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.5738999843597412},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5339999794960022},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5228999853134155},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44040000438690186},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.43720000982284546},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.421099990606308},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3901999890804291}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7774999737739563},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6248000264167786},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.5738999843597412},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5339999794960022},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5228999853134155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4893999993801117},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44040000438690186},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.43720000982284546},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.421099990606308},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3901999890804291},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.36169999837875366},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.3573000133037567},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35499998927116394},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32899999618530273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30889999866485596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3084999918937683},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.29980000853538513},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.2784999907016754},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2782000005245209},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.27000001072883606},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.2685000002384186},{"id":"https://openalex.org/C63435697","wikidata":"https://www.wikidata.org/wiki/Q864135","display_name":"Binary code","level":3,"score":0.265500009059906},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.259799987077713}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2194321275","https://openalex.org/W2476008461","https://openalex.org/W2554538030","https://openalex.org/W2771100829","https://openalex.org/W2915418849","https://openalex.org/W2967927776","https://openalex.org/W3019791076","https://openalex.org/W3146047091","https://openalex.org/W4220706374","https://openalex.org/W4280579492","https://openalex.org/W4281767790","https://openalex.org/W4281806264","https://openalex.org/W4285821279","https://openalex.org/W4293216350","https://openalex.org/W4312452458","https://openalex.org/W4379115890","https://openalex.org/W4379116085","https://openalex.org/W4385823421","https://openalex.org/W4401568735","https://openalex.org/W4401568840","https://openalex.org/W4402807689","https://openalex.org/W4407361744"],"related_works":[],"abstract_inverted_index":{"Hyperdimensional":[0],"Computing":[1],"(HDC)":[2],"is":[3],"a":[4,65,82,140],"hardware-friendly":[5],"machine":[6],"learning":[7],"paradigm":[8],"that":[9],"encodes":[10],"data":[11],"into":[12],"high-dimensional":[13],"binary":[14],"hypervectors,":[15],"enabling":[16],"efficient":[17],"computation":[18],"through":[19],"lightweight":[20],"bitwise":[21],"operations.":[22],"Existing":[23],"HDC":[24,73,91],"accelerators,":[25],"often":[26],"implemented":[27,105],"on":[28,32],"FPGAs,":[29],"typically":[30],"rely":[31],"custom":[33],"instruction":[34],"sets":[35],"and":[36,48,69,97,112],"co-processor":[37],"designs":[38],"to":[39,89,124,136],"optimize":[40],"performance.":[41],"However,":[42],"these":[43,61],"architectures":[44],"face":[45],"programmability":[46],"challenges":[47],"incur":[49],"significant":[50],"control":[51],"overhead":[52,96],"when":[53],"interacting":[54],"with":[55,81],"the":[56,102,106,109,114,127],"main":[57],"processor.":[58],"To":[59,100],"overcome":[60],"limitations,":[62],"we":[63,104],"present":[64],"methodology":[66],"for":[67],"designing":[68],"optimizing":[70],"tightly":[71],"coupled":[72],"accelerators.":[74],"The":[75],"proposed":[76,128],"method":[77,129],"produces":[78],"accelerators":[79],"enhanced":[80],"controller":[83],"capable":[84],"of":[85],"decoding":[86],"instructions":[87],"corresponding":[88],"key":[90],"kernels,":[92],"thereby":[93],"reducing":[94],"communication":[95],"improving":[98],"throughput.":[99],"validate":[101],"approach,":[103],"accelerator":[107],"at":[108],"RTL":[110],"level":[111],"modeled":[113],"entire":[115],"system":[116],"in":[117],"SystemVerilog.":[118],"Experimental":[119],"results":[120],"demonstrate":[121],"that,":[122],"compared":[123],"state-of-the-art":[125],"architectures,":[126],"reduces":[130],"software":[131],"code":[132],"size":[133],"by":[134],"up":[135],"98%":[137],"while":[138],"achieving":[139],"<tex":[141],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(3":[143],"\\times$</tex>)":[144],"speedup.":[145]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}