{"id":"https://openalex.org/W4409660223","doi":"https://doi.org/10.1109/lascas64004.2025.10966342","title":"Development of More Robust and Stable Logic Gates Using Novel Parameter Values for SiDB","display_name":"Development of More Robust and Stable Logic Gates Using Novel Parameter Values for SiDB","publication_year":2025,"publication_date":"2025-02-25","ids":{"openalex":"https://openalex.org/W4409660223","doi":"https://doi.org/10.1109/lascas64004.2025.10966342"},"language":"en","primary_location":{"id":"doi:10.1109/lascas64004.2025.10966342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas64004.2025.10966342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106662516","display_name":"Emanuel V.C. Ruella","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Emanuel V.C. Ruella","raw_affiliation_strings":["Science and Technology Institute, Universidade Federal de Viçosa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Technology Institute, Universidade Federal de Viçosa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ricardo S. Ferreira","raw_affiliation_strings":["Science and Technology Institute, Universidade Federal de Viçosa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Technology Institute, Universidade Federal de Viçosa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar P Vilela Neto","raw_affiliation_strings":["Universidade Federal de Minas Gerais,Computer Science Department,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Minas Gerais,Computer Science Department,Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Augusto M. Nacif","raw_affiliation_strings":["Science and Technology Institute, Universidade Federal de Viçosa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Technology Institute, Universidade Federal de Viçosa,Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5151,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74622417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.960099995136261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.942300021648407,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5603158473968506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.521854043006897},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4110044538974762},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2814791202545166}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5603158473968506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.521854043006897},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4110044538974762},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2814791202545166}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas64004.2025.10966342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas64004.2025.10966342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1528540515","https://openalex.org/W1976924286","https://openalex.org/W2025516544","https://openalex.org/W2495506608","https://openalex.org/W2625202362","https://openalex.org/W2743481823","https://openalex.org/W2884203632","https://openalex.org/W2886587644","https://openalex.org/W2964280466","https://openalex.org/W2965386467","https://openalex.org/W3081755808","https://openalex.org/W3094920897","https://openalex.org/W3157128552","https://openalex.org/W3200322906","https://openalex.org/W4285049382","https://openalex.org/W4293025080","https://openalex.org/W4318224781","https://openalex.org/W4386361455","https://openalex.org/W4386384149","https://openalex.org/W4389611081","https://openalex.org/W4391956609","https://openalex.org/W4403279189"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842"],"abstract_inverted_index":{"As":[0],"CMOS":[1],"technology":[2],"approaches":[3],"its":[4],"physical":[5],"limits,":[6],"there":[7],"is":[8],"a":[9,58],"growing":[10],"need":[11],"to":[12],"explore":[13],"alternatives":[14],"beyond":[15],"CMOS,":[16],"such":[17],"as":[18],"Silicon":[19],"Dangling":[20],"Bonds":[21],"(SiDBs).":[22],"SiDBs,":[23],"utilizing":[24],"Coulombic":[25],"interactions,":[26],"offer":[27],"the":[28,49,123],"potential":[29,124],"for":[30,45],"ultra-low":[31],"energy":[32],"consumption":[33],"and":[34,72,94,118],"high":[35],"integration":[36],"density.":[37],"Recent":[38],"research":[39],"has":[40],"introduced":[41],"new":[42,103,113],"parameter":[43,106],"values":[44],"SiDB":[46,126],"technology,":[47],"specifically":[48],"Thomas-Fermi":[50],"Screening":[51],"Length$(\\lambda_{Tp=}1.80nm)$and":[52],"relative":[53],"permittivity$(\\epsilon_{r}=4.10)$.":[54],"This":[55],"study":[56],"presents":[57],"comprehensive":[59],"library":[60,81],"of":[61,82,99,125],"logic":[62],"gates":[63,89],"based":[64],"on":[65],"these":[66,112],"novel":[67],"values,":[68],"demonstrating":[69],"significant":[70],"stability":[71],"interference":[73],"reduction":[74],"improvements.":[75],"Our":[76],"contributions":[77],"include:":[78],"(1)":[79],"A":[80,96],"standard":[83],"Boolean":[84],"function":[85],"gates,":[86],"(2)":[87],"Additional":[88],"adapted":[90],"from":[91],"existing":[92],"designs,":[93,121],"(3)":[95],"detailed":[97],"comparison":[98],"gate":[100],"performance":[101],"using":[102],"versus":[104],"old":[105],"values.":[107],"The":[108],"findings":[109],"indicate":[110],"that":[111],"parameters":[114],"enable":[115],"more":[116],"robust":[117],"compact":[119],"circuit":[120],"advancing":[122],"technology.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}