{"id":"https://openalex.org/W4409660522","doi":"https://doi.org/10.1109/lascas64004.2025.10966278","title":"Bridging the Gap: Accelerating Random Forests on FPGAs with High-Bandwidth Memory","display_name":"Bridging the Gap: Accelerating Random Forests on FPGAs with High-Bandwidth Memory","publication_year":2025,"publication_date":"2025-02-25","ids":{"openalex":"https://openalex.org/W4409660522","doi":"https://doi.org/10.1109/lascas64004.2025.10966278"},"language":"en","primary_location":{"id":"doi:10.1109/lascas64004.2025.10966278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas64004.2025.10966278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110020227","display_name":"\u00cdcaro de Sousa Moreira","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Icaro Moreira","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035835565","display_name":"Lucas Bragan\u00e7a","orcid":"https://orcid.org/0000-0002-9626-0274"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lucas Bragan\u00e7a","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024143393","display_name":"Olavo Silva","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Olavo Silva","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089211940","display_name":"Alysson Silva","orcid":"https://orcid.org/0000-0002-2198-9693"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alysson Silva","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ricardo S. Ferreira","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Augusto M. Nacif","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.673,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.80178828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9320999979972839,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9320999979972839,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.9311787486076355},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6246616244316101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.622937023639679},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5259695053100586},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5209475755691528},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4084514379501343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2663131356239319},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21314212679862976},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11785301566123962},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08789268136024475}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.9311787486076355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6246616244316101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.622937023639679},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5259695053100586},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5209475755691528},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4084514379501343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2663131356239319},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21314212679862976},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11785301566123962},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08789268136024475}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas64004.2025.10966278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas64004.2025.10966278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W34048759","https://openalex.org/W946605148","https://openalex.org/W2036257958","https://openalex.org/W2038545504","https://openalex.org/W2081889466","https://openalex.org/W2101234009","https://openalex.org/W2162741763","https://openalex.org/W2615625656","https://openalex.org/W2729086250","https://openalex.org/W2762618135","https://openalex.org/W2787244801","https://openalex.org/W2950556905","https://openalex.org/W2955812040","https://openalex.org/W2966472086","https://openalex.org/W3005949095","https://openalex.org/W3012955005","https://openalex.org/W3034855459","https://openalex.org/W3133347161","https://openalex.org/W3184772129","https://openalex.org/W4200225251","https://openalex.org/W4220915626","https://openalex.org/W4281737361","https://openalex.org/W4312291511","https://openalex.org/W4312692239","https://openalex.org/W4320067953","https://openalex.org/W4378672974","https://openalex.org/W4381542600","https://openalex.org/W4387490508","https://openalex.org/W4388967039","https://openalex.org/W4389476367","https://openalex.org/W4392944931","https://openalex.org/W4401527056"],"related_works":["https://openalex.org/W4408719353","https://openalex.org/W4388870064","https://openalex.org/W2210139803","https://openalex.org/W4235186151","https://openalex.org/W2054685365","https://openalex.org/W2056057048","https://openalex.org/W2667588871","https://openalex.org/W2272354214","https://openalex.org/W2084768720","https://openalex.org/W2043010663"],"abstract_inverted_index":{"In":[0],"memory-bound":[1,146],"problems,":[2],"Field":[3],"Programmable":[4],"Gate":[5],"Arrays":[6],"(FPGAs)":[7],"have":[8],"traditionally":[9],"underperformed":[10],"compared":[11],"to":[12,18,38,71,87,110],"Graphics":[13],"Processing":[14],"Units":[15],"(GPUs)":[16],"due":[17],"their":[19,33,68],"lower":[20],"memory":[21,26],"bandwidth.":[22],"However,":[23],"high":[24],"bandwidth":[25],"(HBM)":[27],"in":[28,150],"FPGAs":[29,42,84],"has":[30],"significantly":[31],"enhanced":[32],"performance,":[34],"achieving":[35],"bandwidths":[36],"up":[37],"425":[39],"GB/s.":[40],"Additionally,":[41],"offer":[43],"the":[44,118],"advantage":[45],"of":[46,93,133],"customizable":[47],"accelerators":[48],"for":[49,145],"domain-specific":[50],"tasks,":[51],"potentially":[52],"outperforming":[53],"general-purpose":[54],"GPU":[55],"architectures.":[56],"This":[57,139],"work":[58,140],"focuses":[59],"on":[60,65,120],"accelerating":[61],"random":[62],"forest":[63],"algorithms":[64],"FPGAs,":[66],"leveraging":[67],"customization":[69],"capabilities":[70],"manage":[72],"control":[73],"flow":[74],"structures":[75],"such":[76],"as":[77],"decision":[78],"branches":[79],"efficiently.":[80],"Despite":[81],"these":[82],"advancements,":[83],"remain":[85],"challenging":[86],"program,":[88],"requiring":[89],"a":[90,98,107,121,131,142],"deep":[91],"understanding":[92],"hardware":[94,100],"design.":[95],"We":[96,116],"propose":[97],"new":[99],"generator":[101],"that":[102],"integrates":[103],"necessary":[104],"tools":[105],"into":[106],"cohesive":[108],"workflow":[109],"address":[111],"this,":[112],"simplifying":[113],"FPGA":[114],"development.":[115],"validated":[117],"design":[119],"Xilinx":[122],"Alveo":[123],"FPGA,":[124],"using":[125],"32":[126],"HBM":[127],"channels":[128],"and":[129],"reaching":[130],"performance":[132],"8":[134],"billion":[135],"samples":[136],"per":[137],"second.":[138],"offers":[141],"practical":[143],"solution":[144],"machine":[147],"learning":[148],"tasks":[149],"high-performance":[151],"computing":[152],"environments.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
