{"id":"https://openalex.org/W4409660454","doi":"https://doi.org/10.1109/lascas64004.2025.10966276","title":"Quality-Reconfigurable Approximate Multiplier Utilizing Select Leading One-Bit Blocks","display_name":"Quality-Reconfigurable Approximate Multiplier Utilizing Select Leading One-Bit Blocks","publication_year":2025,"publication_date":"2025-02-25","ids":{"openalex":"https://openalex.org/W4409660454","doi":"https://doi.org/10.1109/lascas64004.2025.10966276"},"language":"en","primary_location":{"id":"doi:10.1109/lascas64004.2025.10966276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas64004.2025.10966276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003136691","display_name":"J. Bedin","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Jo\u00e3o M. Bedin","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018449089","display_name":"Pedro T. L. Pereira","orcid":"https://orcid.org/0000-0001-5231-3963"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Pedro T. L. Pereira","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071847137","display_name":"Rodrigo N. Wuerdig","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rodrigo N. Wuerdig","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0009-0009-2731-8864"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Da Costa","raw_affiliation_strings":["Graduate Program in Electronic Engineering and Computing - Catholic University of Pelotas (UCPel),Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Electronic Engineering and Computing - Catholic University of Pelotas (UCPel),Pelotas,Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5003136691"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08157071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6635878086090088},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6287702918052673},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4820055067539215},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4289303421974182},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4135752320289612},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32057324051856995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12558072805404663},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09150508046150208},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07162466645240784}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6635878086090088},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6287702918052673},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4820055067539215},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4289303421974182},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4135752320289612},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32057324051856995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12558072805404663},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09150508046150208},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07162466645240784},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas64004.2025.10966276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas64004.2025.10966276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2237174448","https://openalex.org/W2887669960","https://openalex.org/W2900227741","https://openalex.org/W2900509597","https://openalex.org/W2944532434","https://openalex.org/W2963221280","https://openalex.org/W3014011758","https://openalex.org/W3026977650","https://openalex.org/W3032939875","https://openalex.org/W3048414096","https://openalex.org/W3084720115","https://openalex.org/W4206346226","https://openalex.org/W4282566420","https://openalex.org/W4285232308","https://openalex.org/W4288391459","https://openalex.org/W4312492995","https://openalex.org/W4385625022","https://openalex.org/W4402216493"],"related_works":["https://openalex.org/W4327546585","https://openalex.org/W2411923897","https://openalex.org/W4394546135","https://openalex.org/W4285347720","https://openalex.org/W4200259850","https://openalex.org/W2333831899","https://openalex.org/W2484894494","https://openalex.org/W2367385042","https://openalex.org/W4381186982","https://openalex.org/W2040781570"],"abstract_inverted_index":{"Multipliers":[0],"are":[1,8],"essential":[2],"for":[3,32],"emerging":[4],"technologies,":[5],"as":[6,17],"they":[7],"vital":[9],"arithmetic":[10],"circuits":[11],"in":[12,34,53],"many":[13],"energy-efficient":[14],"applications,":[15],"such":[16],"digital":[18],"signal":[19],"processing":[20],"and":[21,59,66,88],"machine":[22],"learning":[23],"applications.":[24],"Approximate":[25],"multipliers":[26],"(AxM)":[27],"became":[28],"an":[29],"optimal":[30],"option":[31],"applications":[33],"ASIC":[35],"systems":[36],"with":[37,49,97],"error":[38],"tolerance.":[39],"This":[40],"paper":[41],"proposes":[42],"to":[43,90,108],"develop":[44],"a":[45,54,80,109],"run-time":[46],"reconfigurable":[47],"AxM":[48],"four":[50],"approximation":[51],"levels":[52],"single":[55],"circuit,":[56],"evaluating":[57],"accuracy":[58,138],"circuit":[60,63,81],"metrics":[61],"(e.g.,":[62],"area,":[64],"timing,":[65],"power":[67,93,123],"consumption)":[68],"based":[69,100],"on":[70,101],"the":[71,105,131,136],"leading":[72],"one-bit-based":[73],"approximate":[74,127],"(LoBA)":[75],"multiplier.":[76],"The":[77],"results":[78],"achieve":[79],"area":[82,87],"reduction":[83],"of":[84],"52%":[85],"less":[86,92,122],"up":[89],"27%":[91],"consumption":[94,124],"when":[95],"compared":[96],"equivalent":[98],"architecture":[99],"LoBA":[102],"state-of-art.":[103],"Applying":[104],"proposed":[106],"RLoBA":[107],"normalized":[110],"least":[111],"mean":[112],"square":[113],"(NLMS)":[114],"adaptive":[115],"filter":[116],"case":[117],"study,":[118],"we":[119],"obtain":[120],"22.95%":[121],"using":[125],"dynamic":[126],"level":[128],"selection":[129],"than":[130],"precise":[132],"multiplier":[133],"while":[134],"maintaining":[135],"same":[137],"level.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}