{"id":"https://openalex.org/W4367662972","doi":"https://doi.org/10.1109/lascas56464.2023.10108384","title":"Pico-Ampere Current Biasing Platform for on-chip Tuning of Analog Blocks","display_name":"Pico-Ampere Current Biasing Platform for on-chip Tuning of Analog Blocks","publication_year":2023,"publication_date":"2023-02-27","ids":{"openalex":"https://openalex.org/W4367662972","doi":"https://doi.org/10.1109/lascas56464.2023.10108384"},"language":"en","primary_location":{"id":"doi:10.1109/lascas56464.2023.10108384","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/lascas56464.2023.10108384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090334653","display_name":"Germ\u00e1n Fierro","orcid":"https://orcid.org/0000-0002-9386-6799"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Germ\u00e1n Fierro","raw_affiliation_strings":["Instituto de Ingeniería Eléctrica IIE, Universidad de la República,Montevideo,Uruguay"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Ingeniería Eléctrica IIE, Universidad de la República,Montevideo,Uruguay","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101812769","display_name":"Fernando Silveira","orcid":"https://orcid.org/0000-0003-1205-8595"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fernando Silveira","raw_affiliation_strings":["Instituto de Ingeniería Eléctrica IIE, Universidad de la República,Montevideo,Uruguay"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Ingeniería Eléctrica IIE, Universidad de la República,Montevideo,Uruguay","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06771887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7915021181106567},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6979302763938904},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6508082151412964},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.6505054235458374},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.6369407773017883},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6119149923324585},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5900804400444031},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5743443965911865},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5256810188293457},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4607831537723541},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4290230870246887},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4104647934436798},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3939771056175232},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33331435918807983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26450806856155396}],"concepts":[{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7915021181106567},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6979302763938904},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6508082151412964},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.6505054235458374},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.6369407773017883},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6119149923324585},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5900804400444031},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5743443965911865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5256810188293457},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4607831537723541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4290230870246887},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4104647934436798},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3939771056175232},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33331435918807983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26450806856155396}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas56464.2023.10108384","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/lascas56464.2023.10108384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1576002325","https://openalex.org/W2011765879","https://openalex.org/W2111968304","https://openalex.org/W2152323008","https://openalex.org/W2153232339","https://openalex.org/W2211705316","https://openalex.org/W2756049527","https://openalex.org/W2795655975","https://openalex.org/W2901505868","https://openalex.org/W2969909388","https://openalex.org/W3014329477","https://openalex.org/W3097061582","https://openalex.org/W3101174122"],"related_works":["https://openalex.org/W2160122484","https://openalex.org/W2184860653","https://openalex.org/W1992627288","https://openalex.org/W2167134364","https://openalex.org/W2217307244","https://openalex.org/W2124484215","https://openalex.org/W2111968304","https://openalex.org/W1923914176","https://openalex.org/W2910817228","https://openalex.org/W2115579119"],"abstract_inverted_index":{"This":[0,20,52],"paper":[1],"presents":[2],"a":[3,40,74,79,117,122],"novel":[4,41,80],"solution":[5],"for":[6,28,43,62,82],"CMOS":[7],"analog":[8],"biasing":[9],"when":[10],"on-chip":[11,34,46,128],"tens":[12,49],"of":[13,24,48,50,95,116,145],"pA":[14,86],"tunable":[15],"bias":[16,111,152],"current":[17,47,54,66,87,107],"are":[18],"required.":[19],"is":[21,70,88,136],"the":[22,37,84,93,97,105,110,114,133,143,148],"case":[23],"low-frequency":[25],"gm-C":[26],"filters":[27],"biomedical":[29],"applications":[30],"that":[31],"rely":[32],"on":[33,73],"tuning.":[35],"Firstly,":[36],"method":[38],"shows":[39],"topology":[42],"generating":[44],"an":[45],"pA.":[51,158],"master":[53,106],"does":[55],"without":[56],"any":[57],"OTA":[58],"or":[59],"area-consuming":[60],"resistor":[61],"reaching":[63],"such":[64],"low":[65],"levels,":[67],"and":[68,108,139],"it":[69],"only":[71],"based":[72],"few":[75],"MOS":[76,98],"devices.":[77],"Then,":[78],"procedure":[81],"adjusting":[83],"generated":[85,134],"presented.":[89,137],"Both":[90],"techniques":[91],"explore":[92],"feasibility":[94,144],"exploiting":[96],"transistor$i_{D}-v_{D}$characteristic":[99],"(output":[100],"conductance":[101],"effect)":[102],"to":[103,131,155],"fix":[104],"tune":[109],"currents.":[112],"Finally,":[113],"design":[115],"prototype":[118],"chip":[119],"manufactured":[120],"in":[121],"130":[123],"nm":[124],"process,":[125],"which":[126],"includes":[127],"auxiliary":[129],"circuits":[130],"estimate":[132],"currents,":[135],"Simulation":[138],"measurement":[140],"results":[141],"show":[142],"obtaining,":[146],"with":[147],"proposed":[149],"design,":[150],"adjustable":[151],"currents":[153],"up":[154],"approximately":[156],"40":[157]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}