{"id":"https://openalex.org/W4367662985","doi":"https://doi.org/10.1109/lascas56464.2023.10108201","title":"Concise Memory Organization for a Customizable Hardware Design of a Quantum Coprocessor","display_name":"Concise Memory Organization for a Customizable Hardware Design of a Quantum Coprocessor","publication_year":2023,"publication_date":"2023-02-27","ids":{"openalex":"https://openalex.org/W4367662985","doi":"https://doi.org/10.1109/lascas56464.2023.10108201"},"language":"en","primary_location":{"id":"doi:10.1109/lascas56464.2023.10108201","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/lascas56464.2023.10108201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084920912","display_name":"Nadia Nedjah","orcid":"https://orcid.org/0000-0002-1656-6397"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Nadia Nedjah","raw_affiliation_strings":["State University of Rio de Janeiro,Dept. Electronics Engineering and Telecommunications,Brazil","Dept. Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"State University of Rio de Janeiro,Dept. Electronics Engineering and Telecommunications,Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Dept. Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005867846","display_name":"S\u00e9rgio Raposo","orcid":null},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"S\u00e9rgio Raposo","raw_affiliation_strings":["State University of Rio de Janeiro,Dept. Electronics Engineering and Telecommunications,Brazil","Dept. Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"State University of Rio de Janeiro,Dept. Electronics Engineering and Telecommunications,Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Dept. Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048916912","display_name":"Luiza de Macedo Mourelle","orcid":"https://orcid.org/0000-0002-4680-2047"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luiza De Macedo Mourelle","raw_affiliation_strings":["State University of Rio de Janeiro,Dept. Sysetms Engineering and Computation,Brazil","Dept. Sysetms Engineering and Computation, State University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"State University of Rio de Janeiro,Dept. Sysetms Engineering and Computation,Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Dept. Sysetms Engineering and Computation, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084920912"],"corresponding_institution_ids":["https://openalex.org/I40034438"],"apc_list":null,"apc_paid":null,"fwci":0.5237,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69678835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10020","display_name":"Quantum Information and Cryptography","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8531241416931152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8161932826042175},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5219551920890808},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5134261846542358},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.49340716004371643},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4429134428501129},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4407021999359131},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.434712290763855},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.43362119793891907},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4136635661125183},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4047873020172119},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35034674406051636},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.34436291456222534},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2092229425907135}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8531241416931152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8161932826042175},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5219551920890808},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5134261846542358},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.49340716004371643},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4429134428501129},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4407021999359131},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.434712290763855},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.43362119793891907},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4136635661125183},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4047873020172119},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35034674406051636},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.34436291456222534},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2092229425907135}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas56464.2023.10108201","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/lascas56464.2023.10108201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8614530873","display_name":null,"funder_award_id":"E-26/210.044/2021,E-26/201.013/2022","funder_id":"https://openalex.org/F4320322749","funder_display_name":"Funda\u00e7\u00e3o Carlos Chagas Filho de Amparo \u00e0 Pesquisa do Estado do Rio de Janeiro"}],"funders":[{"id":"https://openalex.org/F4320322749","display_name":"Funda\u00e7\u00e3o Carlos Chagas Filho de Amparo \u00e0 Pesquisa do Estado do Rio de Janeiro","ror":"https://ror.org/03kk0s825"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2005497879","https://openalex.org/W2101556801","https://openalex.org/W2773410499","https://openalex.org/W2913455977","https://openalex.org/W2953962329","https://openalex.org/W2964217194","https://openalex.org/W3102599051","https://openalex.org/W4210979532"],"related_works":["https://openalex.org/W4232365528","https://openalex.org/W2354036839","https://openalex.org/W2043352873","https://openalex.org/W3021597805","https://openalex.org/W4321458411","https://openalex.org/W2168550483","https://openalex.org/W2407401575","https://openalex.org/W2041174925","https://openalex.org/W2057195881","https://openalex.org/W2934889147"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"a":[3,14,29,37,45],"concise":[4],"memory":[5,82],"organization":[6],"for":[7],"an":[8,41],"efficient":[9],"customizable":[10],"hardware":[11],"design":[12],"of":[13],"coprocessor":[15],"that":[16],"is":[17,34],"able":[18],"to":[19],"perform":[20],"quantum":[21,38],"computations,":[22],"exploring":[23],"pure":[24],"parallelism":[25],"as":[26,28],"well":[27],"pipelined":[30],"execution.":[31],"The":[32],"architecture":[33],"based":[35],"on":[36,81],"state":[39],"memory,":[40,43,47],"operator":[42],"and":[44,55,68],"scratch":[46],"besides":[48],"the":[49,52,56],"calculation":[50],"unit,":[51],"measurement":[53],"unit":[54],"control":[57],"unit.":[58],"All":[59],"functional":[60],"units":[61],"communicate":[62],"with":[63],"each":[64],"other":[65],"via":[66],"dedicated":[67],"shared":[69],"data":[70],"buses,":[71],"depending":[72],"information":[73],"exchange":[74],"frequency.":[75],"In":[76],"this":[77],"paper,":[78],"we":[79],"focus":[80],"organization.":[83]},"counts_by_year":[{"year":2023,"cited_by_count":3}],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}