{"id":"https://openalex.org/W3174056518","doi":"https://doi.org/10.1109/lascas51355.2021.9459163","title":"A Library of High-Level Models for the Simulation of DC-DC Converters","display_name":"A Library of High-Level Models for the Simulation of DC-DC Converters","publication_year":2021,"publication_date":"2021-02-21","ids":{"openalex":"https://openalex.org/W3174056518","doi":"https://doi.org/10.1109/lascas51355.2021.9459163","mag":"3174056518"},"language":"en","primary_location":{"id":"doi:10.1109/lascas51355.2021.9459163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028422421","display_name":"Thomas Eleftherios Dimitrios Kizas","orcid":"https://orcid.org/0000-0002-3582-4646"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Thomas Eleftherios Dimitrios Kizas","raw_affiliation_strings":["University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081143347","display_name":"L. Crespi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125489","display_name":"Synaptics (United States)","ror":"https://ror.org/031tq8403","country_code":"US","type":"company","lineage":["https://openalex.org/I4210125489"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lorenzo Crespi","raw_affiliation_strings":["Synaptics, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synaptics, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210125489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012770413","display_name":"P. Malcovati","orcid":"https://orcid.org/0000-0001-6514-9672"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Piero Malcovati","raw_affiliation_strings":["University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038780136","display_name":"A. Bas\u00e7hirotto","orcid":"https://orcid.org/0000-0002-8844-5754"},"institutions":[{"id":"https://openalex.org/I66752286","display_name":"University of Milano-Bicocca","ror":"https://ror.org/01ynf4891","country_code":"IT","type":"education","lineage":["https://openalex.org/I66752286"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Baschirotto","raw_affiliation_strings":["University of Milano-Bicocca, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"University of Milano-Bicocca, Milan, Italy","institution_ids":["https://openalex.org/I66752286"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5028422421"],"corresponding_institution_ids":["https://openalex.org/I25217355"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05697629,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.8854603171348572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6134923696517944},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6113176345825195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.537390410900116},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.46723681688308716},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4623850882053375},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4623732566833496},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4213936924934387},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4145453870296478},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33498066663742065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26292097568511963}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.8854603171348572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6134923696517944},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6113176345825195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.537390410900116},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.46723681688308716},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4623850882053375},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4623732566833496},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4213936924934387},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4145453870296478},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33498066663742065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26292097568511963},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas51355.2021.9459163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:boa.unimib.it:10281/471661","is_oa":false,"landing_page_url":"https://hdl.handle.net/10281/471661","pdf_url":null,"source":{"id":"https://openalex.org/S4306401259","display_name":"BOA (University of Milano-Bicocca)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66752286","host_organization_name":"University of Milano-Bicocca","host_organization_lineage":["https://openalex.org/I66752286"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2007686974","https://openalex.org/W2079622369","https://openalex.org/W2140917380","https://openalex.org/W2157456213","https://openalex.org/W2537922255","https://openalex.org/W2897530245","https://openalex.org/W2945593694"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W631083485","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W4386206750"],"abstract_inverted_index":{"Custom":[0],"integrated":[1],"DC-DC":[2,72],"converters":[3,26],"are":[4,27,87],"frequently":[5],"used":[6],"to":[7,37,46,99],"power":[8],"system-on-chip":[9],"architectures":[10],"for":[11,71],"achieving":[12],"high-quality":[13],"voltage":[14],"regulation":[15],"at":[16],"the":[17,35,39,42,48,82,100],"best":[18],"possible":[19],"efficiency.":[20],"However,":[21],"high-level":[22,69],"models":[23],"of":[24,67,75,97],"such":[25],"usually":[28],"incompatible":[29],"with":[30,50,89],"analog":[31,90],"simulators":[32,91],"and":[33,60,79,92],"require":[34],"designer":[36],"re-assemble":[38],"circuit":[40],"in":[41],"final":[43],"design":[44,49],"environment":[45],"verify":[47],"real":[51],"transistor":[52],"models.":[53],"This":[54,62],"process":[55],"is":[56],"both":[57],"time":[58],"consuming":[59],"error-prone.":[61],"paper":[63],"presents":[64],"a":[65,94],"library":[66],"parameterizable,":[68],"macro-models":[70,86],"converters,":[73],"consisting":[74],"custom":[76],"Verilog-A":[77],"modules":[78],"cells":[80],"from":[81],"standard":[83],"libraries.":[84],"The":[85],"compatible":[88],"offer":[93],"significant":[95],"amount":[96],"flexibility":[98],"designer.":[101]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2021-07-05T00:00:00"}