{"id":"https://openalex.org/W3173310072","doi":"https://doi.org/10.1109/lascas51355.2021.9459152","title":"TailoredCore: Generating Application-Specific RISC-V-based Cores","display_name":"TailoredCore: Generating Application-Specific RISC-V-based Cores","publication_year":2021,"publication_date":"2021-02-21","ids":{"openalex":"https://openalex.org/W3173310072","doi":"https://doi.org/10.1109/lascas51355.2021.9459152","mag":"3173310072"},"language":"en","primary_location":{"id":"doi:10.1109/lascas51355.2021.9459152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059893718","display_name":"Jeferson Gonz\u00e1lez-G\u00f3mez","orcid":"https://orcid.org/0000-0002-4200-2632"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":true,"raw_author_name":"Jeferson Gonzalez-Gomez","raw_affiliation_strings":["Instituto Tecnol\u00f3gico de Costa Rica"],"affiliations":[{"raw_affiliation_string":"Instituto Tecnol\u00f3gico de Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013713292","display_name":"Steven Avila-Ardon","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Steven Avila-Ardon","raw_affiliation_strings":["Computer Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084757444","display_name":"Jonathan Rojas-Gonzalez","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Jonathan Rojas-Gonzalez","raw_affiliation_strings":["Computer Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085814108","display_name":"Andres Stephen-Cantillano","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Andres Stephen-Cantillano","raw_affiliation_strings":["Computer Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051404579","display_name":"J. Castro Godinez","orcid":"https://orcid.org/0000-0003-4808-4904"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jorge Castro-Godinez","raw_affiliation_strings":["Chair for Embedded Systems, Karlsruhe Institute of Technology (KIT), Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems, Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061035642","display_name":"Carlos Salazar-Garc\u00eda","orcid":"https://orcid.org/0000-0002-9453-8228"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Carlos Salazar-Garcia","raw_affiliation_strings":["Mechatronics Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica"],"affiliations":[{"raw_affiliation_string":"Mechatronics Engineering, Instituto Tecnol\u00f3gico de Costa Rica (TEC), Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005190949","display_name":"Muhammad Shafique","orcid":"https://orcid.org/0000-0002-2607-8135"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Shafique","raw_affiliation_strings":["Division of Engineering, New York University Abu Dhabi (NYU AD), Abu Dhabi, UAE"],"affiliations":[{"raw_affiliation_string":"Division of Engineering, New York University Abu Dhabi (NYU AD), Abu Dhabi, UAE","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jorg Henkel","raw_affiliation_strings":["Chair for Embedded Systems, Karlsruhe Institute of Technology (KIT), Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems, Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5059893718"],"corresponding_institution_ids":["https://openalex.org/I145372079"],"apc_list":null,"apc_paid":null,"fwci":0.2303,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46781319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8248428106307983},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6728456020355225},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6643701791763306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6475276947021484},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6167523264884949},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5491958260536194},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5061635375022888},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.497670441865921},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44122904539108276},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4168652594089508},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4166930317878723},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.33018597960472107},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28460943698883057},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21678417921066284},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08051902055740356}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8248428106307983},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6728456020355225},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6643701791763306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6475276947021484},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6167523264884949},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5491958260536194},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5061635375022888},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.497670441865921},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44122904539108276},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4168652594089508},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4166930317878723},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.33018597960472107},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28460943698883057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21678417921066284},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08051902055740356},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas51355.2021.9459152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1984800735","https://openalex.org/W2017480088","https://openalex.org/W2098264320","https://openalex.org/W2118159862","https://openalex.org/W2153331583","https://openalex.org/W2156499539","https://openalex.org/W2277529441","https://openalex.org/W2586430547","https://openalex.org/W2627865373","https://openalex.org/W2804100405","https://openalex.org/W2808907760","https://openalex.org/W2937049925","https://openalex.org/W3013416190","https://openalex.org/W4245874061","https://openalex.org/W6683195904","https://openalex.org/W6695077397"],"related_works":["https://openalex.org/W2025467172","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W1833044483"],"abstract_inverted_index":{"One":[0],"challenge":[1],"imposed":[2],"by":[3],"ubiquitous":[4],"computing":[5],"of":[6,20,37,136],"embedded":[7],"systems":[8],"is":[9],"the":[10,34,42,68,80,85,129,137],"need":[11],"for":[12,90,115],"power":[13,139],"and":[14,73,93,107,120,140],"energy-efficient":[15],"implementations,":[16],"particularly":[17],"because":[18],"many":[19],"them":[21,122],"are":[22],"operated":[23],"with":[24,79],"batteries.":[25],"In":[26,46],"this":[27,47],"sense,":[28],"tailored":[29],"application-specific":[30,57],"processors":[31,58],"can":[32],"meet":[33],"resource":[35],"requirements":[36],"a":[38,52,61,75,134],"specific":[39],"application":[40,69],"in":[41,105,109,128],"most":[43],"efficient":[44],"way.":[45],"paper,":[48],"we":[49,99],"present":[50],"TailoredCore,":[51,98],"design":[53],"methodology":[54,66],"to":[55,70,102,133],"generate":[56],"based":[59],"on":[60,123],"core":[62,78],"architecture":[63],"implementation.":[64],"This":[65],"analyzes":[67],"be":[71],"executed":[72],"produces":[74],"customized":[76],"RISC-V":[77],"resources":[81],"required,":[82],"while":[83],"reducing":[84],"hardware":[86],"overhead":[87],"due":[88],"to,":[89],"instance,":[91],"instructions":[92],"registers":[94,106],"not":[95],"needed.":[96],"Using":[97],"achieve":[100],"up":[101],"38%":[103],"savings":[104,127],"12%":[108],"logic":[110],"elements":[111],"when":[112],"generating":[113],"cores":[114],"five":[116],"CHStone":[117],"benchmark":[118],"applications":[119],"implementing":[121],"an":[124],"FPGA.":[125],"These":[126],"area":[130],"also":[131],"correspond":[132],"reduction":[135],"required":[138],"energy.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}