{"id":"https://openalex.org/W3174409533","doi":"https://doi.org/10.1109/lascas51355.2021.9459137","title":"High-speed Hardware Accelerator for Trace Decoding in Real-Time Program Monitoring","display_name":"High-speed Hardware Accelerator for Trace Decoding in Real-Time Program Monitoring","publication_year":2021,"publication_date":"2021-02-21","ids":{"openalex":"https://openalex.org/W3174409533","doi":"https://doi.org/10.1109/lascas51355.2021.9459137","mag":"3174409533"},"language":"en","primary_location":{"id":"doi:10.1109/lascas51355.2021.9459137","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078944841","display_name":"Augusto Hoppe","orcid":"https://orcid.org/0000-0003-2229-8357"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Augusto Hoppe","raw_affiliation_strings":["Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Becker","raw_affiliation_strings":["Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Informatics Institute (INF), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Institute (INF), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1465,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36509839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7931283116340637},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.770012617111206},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7185974717140198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6456472277641296},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6055448651313782},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5849649906158447},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5376206040382385},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5065237283706665},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.43629926443099976},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4183668792247772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36207640171051025},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21878880262374878}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7931283116340637},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.770012617111206},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7185974717140198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6456472277641296},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6055448651313782},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5849649906158447},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5376206040382385},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5065237283706665},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.43629926443099976},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4183668792247772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36207640171051025},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21878880262374878},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas51355.2021.9459137","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1564617507","https://openalex.org/W2039306564","https://openalex.org/W2178225736","https://openalex.org/W2545452358","https://openalex.org/W2606014062","https://openalex.org/W2767243782","https://openalex.org/W2950999259","https://openalex.org/W3005046538"],"related_works":["https://openalex.org/W2993910401","https://openalex.org/W2480874422","https://openalex.org/W2953905390","https://openalex.org/W2095925360","https://openalex.org/W4246377515","https://openalex.org/W1549956274","https://openalex.org/W2052160877","https://openalex.org/W2052485000","https://openalex.org/W2040778456","https://openalex.org/W2027700796"],"abstract_inverted_index":{"Multicore":[0],"processors":[1],"are":[2],"currently":[3],"the":[4,35,52,79],"focus":[5],"of":[6,39,97],"new":[7,15,48],"and":[8,21,42,55,61,83],"future":[9],"critical-system":[10],"architectures.":[11,86],"However,":[12],"they":[13],"introduce":[14],"problems":[16],"in":[17,78,100],"regards":[18],"to":[19,33,50,58],"safety":[20],"security":[22,43],"requirements.":[23],"Real-time":[24],"control":[25,64],"flow":[26,65],"monitoring":[27,85,93],"techniques":[28],"were":[29],"proposed":[30],"as":[31,75],"solutions":[32],"detect":[34],"most":[36],"common":[37],"types":[38],"program":[40],"errors":[41],"attacks.":[44],"We":[45,67],"propose":[46],"a":[47,76,101],"way":[49],"use":[51],"latest":[53],"debug":[54],"trace":[56,71],"architectures":[57],"achieve":[59],"full":[60],"isolated":[62],"real-time":[63,91],"monitoring.":[66],"present":[68],"an":[69],"online":[70],"decoder":[72],"FPGA":[73,88],"component":[74],"solution":[77],"search":[80],"for":[81],"scalable":[82],"portable":[84],"Our":[87],"accelerator":[89],"achieves":[90],"CPU":[92],"with":[94],"only":[95],"8%":[96],"used":[98],"resources":[99],"Zynq-7000":[102],"FPGA.":[103]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}