{"id":"https://openalex.org/W3173771622","doi":"https://doi.org/10.1109/lascas51355.2021.9459116","title":"Reliability Analysis in Less than 200 Lines of Code","display_name":"Reliability Analysis in Less than 200 Lines of Code","publication_year":2021,"publication_date":"2021-02-21","ids":{"openalex":"https://openalex.org/W3173771622","doi":"https://doi.org/10.1109/lascas51355.2021.9459116","mag":"3173771622"},"language":"en","primary_location":{"id":"doi:10.1109/lascas51355.2021.9459116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030577367","display_name":"Anselm Breitenreiter","orcid":"https://orcid.org/0000-0001-7095-7551"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Anselm Breitenreiter","raw_affiliation_strings":["IHP - Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP - Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041968870","display_name":"Oliver Schrape","orcid":"https://orcid.org/0000-0002-3513-3239"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Schrape","raw_affiliation_strings":["IHP - Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP - Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039322577","display_name":"Marko Andjelkovi\u0107","orcid":"https://orcid.org/0000-0001-6419-2062"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marko Andjelkovic","raw_affiliation_strings":["IHP - Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP - Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["University of Potsdam, Potsdam, Germany"],"affiliations":[{"raw_affiliation_string":"University of Potsdam, Potsdam, Germany","institution_ids":["https://openalex.org/I176453806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030577367"],"corresponding_institution_ids":["https://openalex.org/I92894754"],"apc_list":null,"apc_paid":null,"fwci":0.2959,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60213594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11010","display_name":"Logic, Reasoning, and Knowledge","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9669179916381836},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7722843885421753},{"id":"https://openalex.org/keywords/source-lines-of-code","display_name":"Source lines of code","score":0.6483019590377808},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.646480917930603},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.592663586139679},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.535988450050354},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5276970863342285},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5056183338165283},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48997822403907776},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.47702905535697937},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4273430407047272},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4153519868850708},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40986931324005127},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.365095853805542},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33552879095077515},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3330427408218384},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.24208715558052063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22065797448158264},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1430334448814392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11102977395057678}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9669179916381836},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7722843885421753},{"id":"https://openalex.org/C199519371","wikidata":"https://www.wikidata.org/wiki/Q942695","display_name":"Source lines of code","level":3,"score":0.6483019590377808},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.646480917930603},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.592663586139679},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.535988450050354},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5276970863342285},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5056183338165283},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48997822403907776},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.47702905535697937},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4273430407047272},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4153519868850708},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40986931324005127},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.365095853805542},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33552879095077515},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3330427408218384},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.24208715558052063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22065797448158264},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1430334448814392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11102977395057678},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas51355.2021.9459116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas51355.2021.9459116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1672891595","https://openalex.org/W1984164503","https://openalex.org/W2001575960","https://openalex.org/W2057361103","https://openalex.org/W2078825551","https://openalex.org/W2146543277","https://openalex.org/W2152406824","https://openalex.org/W2522616335","https://openalex.org/W2579283874","https://openalex.org/W2758629913","https://openalex.org/W2963234253","https://openalex.org/W2977659805","https://openalex.org/W4211177236"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2004826944","https://openalex.org/W2544421437","https://openalex.org/W1935030095","https://openalex.org/W2393208372","https://openalex.org/W2370747590","https://openalex.org/W3173771622"],"abstract_inverted_index":{"Answer":[0],"Set":[1],"Programming":[2],"(ASP)":[3],"is":[4,56,62],"proposed":[5],"as":[6,64],"a":[7,49,78],"compact":[8],"and":[9,70,85],"versatile":[10],"approach":[11],"to":[12,25,48],"circuit":[13],"analysis.":[14],"By":[15,36],"the":[16,65],"example":[17],"of":[18,34,60,81],"upsets":[19],"in":[20,29],"registers":[21],"we":[22,41],"demonstrate":[23],"how":[24],"perform":[26],"reliability":[27],"analysis":[28,66],"less":[30],"than":[31],"200":[32],"lines":[33],"code.":[35],"an":[37,43],"efficient":[38],"problem":[39],"encoding":[40],"achieve":[42],"input":[44],"data":[45],"format":[46],"similar":[47],"Verilog":[50],"netlist":[51],"so":[52],"that":[53],"extensive":[54],"preprocessing":[55],"avoided.":[57],"No":[58],"development":[59],"algorithms":[61],"required":[63],"relies":[67],"on":[68],"elaborate":[69],"highly":[71],"optimized":[72],"ASP":[73],"solvers.":[74],"Exemplary":[75],"results":[76],"for":[77],"wide":[79],"range":[80],"circuits":[82],"are":[83,88],"presented":[84],"potential":[86],"optimizations":[87],"pointed":[89],"out.":[90]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}