{"id":"https://openalex.org/W3017115723","doi":"https://doi.org/10.1109/lascas45839.2020.9069002","title":"A PLL Based FSK Demodulator With Auxiliary Path","display_name":"A PLL Based FSK Demodulator With Auxiliary Path","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3017115723","doi":"https://doi.org/10.1109/lascas45839.2020.9069002","mag":"3017115723"},"language":"en","primary_location":{"id":"doi:10.1109/lascas45839.2020.9069002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9069002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051535771","display_name":"Siamak Delshadpour","orcid":"https://orcid.org/0000-0003-4010-2362"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Siamak Delshadpour","raw_affiliation_strings":["NXP Semiconductors, BLSIP, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, BLSIP, Chandler, AZ, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038333797","display_name":"Michael Geng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Geng","raw_affiliation_strings":["NXP Semiconductors, BLSIP, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, BLSIP, Chandler, AZ, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4313,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77678709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2020","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/demodulation","display_name":"Demodulation","score":0.8853620886802673},{"id":"https://openalex.org/keywords/frequency-shift-keying","display_name":"Frequency-shift keying","score":0.8602311611175537},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6517835259437561},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5276060104370117},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.509975790977478},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.4748007357120514},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.45108091831207275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4209052324295044},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.39669269323349},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.36151134967803955},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33885568380355835},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.29749825596809387},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.21649014949798584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1925371289253235},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07820305228233337}],"concepts":[{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.8853620886802673},{"id":"https://openalex.org/C163996819","wikidata":"https://www.wikidata.org/wiki/Q1166054","display_name":"Frequency-shift keying","level":4,"score":0.8602311611175537},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6517835259437561},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5276060104370117},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.509975790977478},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.4748007357120514},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.45108091831207275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4209052324295044},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.39669269323349},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.36151134967803955},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33885568380355835},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.29749825596809387},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.21649014949798584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1925371289253235},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07820305228233337}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas45839.2020.9069002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9069002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},{"id":"mag:3044995173","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=202002228904046062","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2038639907","https://openalex.org/W2083246018","https://openalex.org/W2119778917","https://openalex.org/W2119955099","https://openalex.org/W2128971516","https://openalex.org/W2214962611","https://openalex.org/W2548218019","https://openalex.org/W2912572370","https://openalex.org/W3018992349"],"related_works":["https://openalex.org/W2537932844","https://openalex.org/W2040451141","https://openalex.org/W2023235564","https://openalex.org/W2383799194","https://openalex.org/W2011486145","https://openalex.org/W2364540838","https://openalex.org/W1009673011","https://openalex.org/W2529335802","https://openalex.org/W4290710600","https://openalex.org/W2391442751"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,69,75,110,132,143,160],"phase":[4,60],"lock":[5],"loop":[6],"(PLL)":[7],"based":[8],"frequency":[9,61],"shift":[10],"keying":[11],"(FSK)":[12],"demodulator":[13,121],"with":[14,51,68],"an":[15,46,123,156],"auxiliary":[16,56,85],"path":[17,57,86],"to":[18,23,34,44,93],"achieve":[19],"the":[20,28,35,65,80,88,116,137,148],"best":[21],"signal":[22,48,139],"noise":[24,97],"ratio":[25],"(SNR)":[26],"and":[27,74],"least":[29],"added":[30],"duty":[31],"cycle":[32],"distortion":[33],"recovered":[36,107],"data":[37,108],"is":[38,153],"presented.":[39],"It":[40,135,152],"has":[41,122],"been":[42],"designed":[43],"demodulate":[45],"FSK":[47,82,157],"of":[49,53,64,112,125,129,159],"23.2\u00b10.5MHz":[50],"bitrate":[52],"300KHz.":[54],"An":[55],"which":[58,140],"uses":[59],"detector":[62],"(PFD)":[63],"main":[66,89],"PLL":[67,90],"fully":[70],"differential":[71,76],"charge":[72],"pump":[73],"input":[77],"slicer":[78],"demodulates":[79,136],"modulated":[81],"signal.":[83],"The":[84,105,119],"keeps":[87],"core":[91],"undisturbed":[92],"avoid":[94],"injecting":[95],"extra":[96],"that":[98,146],"causes":[99],"worse":[100],"bit":[101],"error":[102],"rate":[103],"(BER).":[104],"measured":[106],"shows":[109],"BER":[111],"10-7,":[113],"better":[114],"than":[115],"required":[117],"10-6.":[118],"implemented":[120],"area":[124],"0.07mm2and":[126],"drains":[127],"125uA":[128],"current":[130],"from":[131],"1.8V":[133],"supply.":[134],"incoming":[138],"passed":[141],"through":[142],"band-pass":[144],"filter":[145],"suppressed":[147],"unwanted":[149],"out-of-band":[150],"noises.":[151],"integrated":[154],"in":[155,166],"transceiver":[158],"USB":[161],"power":[162],"delivery":[163],"(PD)":[164],"chip":[165],"0.14um":[167],"CMOS":[168],"technology.":[169]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}