{"id":"https://openalex.org/W3017183070","doi":"https://doi.org/10.1109/lascas45839.2020.9068994","title":"Machine Learning Techniques and Space Mapping Approaches to Enhance Signal and Power Integrity in High-Speed Links and Power Delivery Networks","display_name":"Machine Learning Techniques and Space Mapping Approaches to Enhance Signal and Power Integrity in High-Speed Links and Power Delivery Networks","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3017183070","doi":"https://doi.org/10.1109/lascas45839.2020.9068994","mag":"3017183070"},"language":"en","primary_location":{"id":"doi:10.1109/lascas45839.2020.9068994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9068994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://rei.iteso.mx/bitstreams/1d931111-b6d9-473e-b0ee-4005099be778/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007379610","display_name":"Jos\u00e9 E. Rayas\u2010S\u00e1nchez","orcid":"https://orcid.org/0000-0003-2611-5618"},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]},{"id":"https://openalex.org/I113686770","display_name":"Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente","ror":"https://ror.org/00cwp6m07","country_code":"MX","type":"education","lineage":["https://openalex.org/I113686770"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Jose E. Rayas-Sanchez","raw_affiliation_strings":["Department of Electronics, Systems, and Informatics, ITESO \u2013 The Jesuit University of Guadalajara, Tlaquepaque, Jalisco, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Systems, and Informatics, ITESO \u2013 The Jesuit University of Guadalajara, Tlaquepaque, Jalisco, Mexico","institution_ids":["https://openalex.org/I113686770","https://openalex.org/I193181351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077783619","display_name":"Francisco E. Rangel-Pati\u00f1o","orcid":"https://orcid.org/0000-0001-9633-2533"},"institutions":[{"id":"https://openalex.org/I4210133208","display_name":"Centro de Investigaci\u00f3n y Proyectos en Ambiente y Desarrollo","ror":"https://ror.org/03dgk3y06","country_code":"MX","type":"other","lineage":["https://openalex.org/I4210133208"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Francisco E. Rangel-Patino","raw_affiliation_strings":["Intel Corp., Zapopan, Mexico"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Zapopan, Mexico","institution_ids":["https://openalex.org/I4210133208"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079667117","display_name":"Benjam\u00edn Mercado-Casillas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133208","display_name":"Centro de Investigaci\u00f3n y Proyectos en Ambiente y Desarrollo","ror":"https://ror.org/03dgk3y06","country_code":"MX","type":"other","lineage":["https://openalex.org/I4210133208"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Benjamin Mercado-Casillas","raw_affiliation_strings":["Intel Corp., Zapopan, Mexico"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Zapopan, Mexico","institution_ids":["https://openalex.org/I4210133208"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029941869","display_name":"Felipe de J. Leal-Romo","orcid":"https://orcid.org/0000-0002-8974-4617"},"institutions":[{"id":"https://openalex.org/I4210133208","display_name":"Centro de Investigaci\u00f3n y Proyectos en Ambiente y Desarrollo","ror":"https://ror.org/03dgk3y06","country_code":"MX","type":"other","lineage":["https://openalex.org/I4210133208"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Felipe Leal-Romo","raw_affiliation_strings":["Intel Corp., Zapopan, Mexico"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Zapopan, Mexico","institution_ids":["https://openalex.org/I4210133208"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038774896","display_name":"Jos\u00e9 L. Ch\u00e1vez\u2010Hurtado","orcid":"https://orcid.org/0000-0003-4115-0999"},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]},{"id":"https://openalex.org/I113686770","display_name":"Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente","ror":"https://ror.org/00cwp6m07","country_code":"MX","type":"education","lineage":["https://openalex.org/I113686770"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Jose L. Chavez-Hurtado","raw_affiliation_strings":["Department of Electronics, Systems, and Informatics, ITESO \u2013 The Jesuit University of Guadalajara, Tlaquepaque, Jalisco, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Systems, and Informatics, ITESO \u2013 The Jesuit University of Guadalajara, Tlaquepaque, Jalisco, Mexico","institution_ids":["https://openalex.org/I113686770","https://openalex.org/I193181351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5007379610"],"corresponding_institution_ids":["https://openalex.org/I113686770","https://openalex.org/I193181351"],"apc_list":null,"apc_paid":null,"fwci":0.5186,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64115044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11851","display_name":"Electromagnetic Compatibility and Measurements","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.7692710161209106},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.7637844681739807},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5672898888587952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5667155385017395},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5198974609375},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5184831023216248},{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.4873979687690735},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.4583219587802887},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.4520426392555237},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4444946050643921},{"id":"https://openalex.org/keywords/space-mapping","display_name":"Space mapping","score":0.43211138248443604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.280786395072937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2524702548980713},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.20511016249656677},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11183270812034607}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.7692710161209106},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.7637844681739807},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5672898888587952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5667155385017395},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5198974609375},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5184831023216248},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.4873979687690735},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.4583219587802887},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.4520426392555237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4444946050643921},{"id":"https://openalex.org/C68028875","wikidata":"https://www.wikidata.org/wiki/Q7572595","display_name":"Space mapping","level":2,"score":0.43211138248443604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.280786395072937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2524702548980713},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.20511016249656677},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11183270812034607},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas45839.2020.9068994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9068994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:rei.iteso.mx:11117/6222","is_oa":true,"landing_page_url":"https://hdl.handle.net/11117/6222","pdf_url":"https://rei.iteso.mx/bitstreams/1d931111-b6d9-473e-b0ee-4005099be778/download","source":{"id":"https://openalex.org/S4377196641","display_name":"ITESO Institutional Repository (ReI) (Western Institute of Technology and Higher Education)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I113686770","host_organization_name":"Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente","host_organization_lineage":["https://openalex.org/I113686770"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/acceptedVersion"}],"best_oa_location":{"id":"pmh:oai:rei.iteso.mx:11117/6222","is_oa":true,"landing_page_url":"https://hdl.handle.net/11117/6222","pdf_url":"https://rei.iteso.mx/bitstreams/1d931111-b6d9-473e-b0ee-4005099be778/download","source":{"id":"https://openalex.org/S4377196641","display_name":"ITESO Institutional Repository (ReI) (Western Institute of Technology and Higher Education)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I113686770","host_organization_name":"Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente","host_organization_lineage":["https://openalex.org/I113686770"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/acceptedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321739","display_name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/059ex5q34"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3017183070.pdf","grobid_xml":"https://content.openalex.org/works/W3017183070.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W583144627","https://openalex.org/W1658809881","https://openalex.org/W2018044188","https://openalex.org/W2120488458","https://openalex.org/W2289221860","https://openalex.org/W2599812937","https://openalex.org/W2617179510","https://openalex.org/W2757819174","https://openalex.org/W2898147488","https://openalex.org/W2908157389","https://openalex.org/W2942606904","https://openalex.org/W2969608013","https://openalex.org/W3013870600","https://openalex.org/W3018824396","https://openalex.org/W6735490388"],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2250058922","https://openalex.org/W2148913576","https://openalex.org/W3097351224","https://openalex.org/W2385649681","https://openalex.org/W2164938154","https://openalex.org/W4399075102","https://openalex.org/W3017183070"],"abstract_inverted_index":{"Enhancing":[0],"signal":[1],"integrity":[2,65],"(SI)":[3],"and":[4,42,117],"reliability":[5],"in":[6,50,84],"modern":[7],"computer":[8,52],"platforms":[9],"heavily":[10],"depends":[11],"on":[12,90,125],"the":[13,35,38,51,55,97,110],"post-silicon":[14,92],"validation":[15,93],"of":[16,57],"high-speed":[17],"input/output":[18],"(HSIO)":[19],"links,":[20],"which":[21],"implies":[22],"a":[23,122,140,153,166],"physical":[24],"layer":[25],"(PHY)":[26],"tuning":[27,99],"process":[28,100],"where":[29],"equalization":[30],"techniques":[31],"are":[32,78],"employed.":[33],"On":[34],"other":[36],"hand,":[37],"interaction":[39],"between":[40],"SI":[41],"power":[43,64,172],"delivery":[44],"networks":[45],"(PDN)":[46],"is":[47,128],"becoming":[48],"crucial":[49],"industry,":[53],"imposing":[54],"need":[56],"computationally":[58],"expensive":[59],"models":[60,135],"to":[61,80,130],"also":[62],"ensure":[63],"(PI).":[66],"In":[67],"this":[68,148,177],"paper,":[69],"surrogate-based":[70],"optimization":[71],"(SBO)":[72],"methods,":[73],"including":[74],"space":[75],"mapping":[76],"(SM),":[77],"applied":[79],"efficiently":[81],"tune":[82],"equalizers":[83],"HSIO":[85,107],"links":[86],"using":[87],"lab":[88],"measurements":[89],"industrial":[91],"platforms,":[94],"speeding":[95],"up":[96],"PHY":[98],"while":[101],"enhancing":[102],"eye":[103],"diagram":[104],"margins.":[105],"Two":[106],"interfaces":[108],"illustrate":[109],"proposed":[111],"SBO/SM":[112],"techniques:":[113],"USB3":[114],"Gen":[115,119],"1":[116],"SATA":[118],"3.":[120],"Additionally,":[121],"methodology":[123,156],"based":[124],"parameter":[126],"extraction":[127],"described":[129],"develop":[131],"fast":[132],"PDN":[133,159,167],"lumped":[134],"for":[136,157],"low-cost":[137],"SI-PI":[138],"co-simulation;":[139],"dual":[141,171],"data":[142],"rate":[143],"(DDR)":[144],"memory":[145],"sub-system":[146],"illustrates":[147,176],"methodology.":[149,179],"Finally,":[150],"we":[151],"describe":[152],"surrogate":[154],"modeling":[155],"efficient":[158],"optimization,":[160],"comparing":[161],"several":[162],"machine":[163],"learning":[164],"techniques;":[165],"voltage":[168],"regulator":[169],"with":[170],"rail":[173],"remote":[174],"sensing":[175],"last":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}