{"id":"https://openalex.org/W3017353423","doi":"https://doi.org/10.1109/lascas45839.2020.9068985","title":"An IC Mixed-Signal Framework for Design, Optimization, and Verification of High-Speed Links","display_name":"An IC Mixed-Signal Framework for Design, Optimization, and Verification of High-Speed Links","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3017353423","doi":"https://doi.org/10.1109/lascas45839.2020.9068985","mag":"3017353423"},"language":"en","primary_location":{"id":"doi:10.1109/lascas45839.2020.9068985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9068985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057008947","display_name":"Gabriel Madrigal-Boza","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":true,"raw_author_name":"Gabriel Madrigal-Boza","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001406467","display_name":"Marco Oviedo-Hernandez","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Marco Oviedo-Hernandez","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057682993","display_name":"Allan Carmona-Cruz","orcid":"https://orcid.org/0000-0002-8746-681X"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Allan Carmona-Cruz","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049851493","display_name":"Luis Chavarria-Zamora","orcid":"https://orcid.org/0000-0002-2510-5680"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Luis A. Chavarria-Zamora","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028770182","display_name":"Daniel Leon-Gamboa","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Daniel Leon-Gamboa","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004862908","display_name":"Daniel Kohkemper","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Daniel Kohkemper","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085541149","display_name":"Ronny Garc\u00eda-Ram\u00edrez","orcid":"https://orcid.org/0000-0002-6225-2882"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Ronny Garcia-Ramirez","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008926764","display_name":"Alfonso Chac\u00f3n-Rodr\u00edguez","orcid":"https://orcid.org/0000-0002-9094-8983"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Alfonso Chacon-Rodriguez","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016276572","display_name":"Renato R\u00edmolo-Donad\u00edo","orcid":"https://orcid.org/0000-0002-3087-9162"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Renato Rimolo-Donadio","raw_affiliation_strings":["Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (DCI-Lab), Instituto Tecnol\u00f3gico de Costa Rica, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5057008947"],"corresponding_institution_ids":["https://openalex.org/I145372079"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49282679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.735653281211853},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.7305502891540527},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.601286768913269},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5817498564720154},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5578234195709229},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.525027334690094},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5188664197921753},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48803916573524475},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48477238416671753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47383221983909607},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4480828642845154},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.44177860021591187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43374747037887573},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43022823333740234},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4238094091415405},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36485689878463745},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2968377470970154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16744935512542725},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1474696695804596},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14627277851104736},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.1167055070400238}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.735653281211853},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.7305502891540527},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.601286768913269},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5817498564720154},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5578234195709229},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.525027334690094},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5188664197921753},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48803916573524475},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48477238416671753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47383221983909607},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4480828642845154},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.44177860021591187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43374747037887573},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43022823333740234},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4238094091415405},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36485689878463745},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2968377470970154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16744935512542725},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1474696695804596},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14627277851104736},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.1167055070400238},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas45839.2020.9068985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9068985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W195239047","https://openalex.org/W1509841685","https://openalex.org/W1549776530","https://openalex.org/W1981001319","https://openalex.org/W2096096308","https://openalex.org/W2107984655","https://openalex.org/W2144231480","https://openalex.org/W2150521192","https://openalex.org/W2624300671","https://openalex.org/W2759685099","https://openalex.org/W2921894752","https://openalex.org/W3005347330","https://openalex.org/W4285719527","https://openalex.org/W6630450448","https://openalex.org/W6773842061"],"related_works":["https://openalex.org/W2540146427","https://openalex.org/W2743305891","https://openalex.org/W2295569708","https://openalex.org/W2042338187","https://openalex.org/W4321510758","https://openalex.org/W3205162826","https://openalex.org/W2110346573","https://openalex.org/W2154454108","https://openalex.org/W2610167993","https://openalex.org/W2056740847"],"abstract_inverted_index":{"High-speed":[0],"serial":[1],"interfaces":[2],"are":[3],"ubiquitous":[4],"in":[5],"modern":[6],"electronic":[7],"systems;":[8],"therefore,":[9],"the":[10,35,76,90,93],"design":[11],"of":[12,37,57,78,92],"application":[13,73],"specific":[14],"integrated":[15],"circuits":[16,33],"must":[17,40],"often":[18],"consider":[19],"their":[20],"incorporation.":[21],"This":[22,43],"is":[23,86],"not":[24],"a":[25,60,66,79],"straightforward":[26],"task":[27],"since":[28],"electromagnetic":[29],"interactions":[30],"among":[31],"complex":[32],"and":[34,50],"influence":[36],"off-chip":[38],"interconnects":[39],"be":[41],"considered.":[42],"work":[44],"presents":[45],"an":[46],"automated":[47],"design,":[48],"optimization,":[49],"pre-silicon":[51],"verification":[52],"framework":[53],"for":[54,75,82],"this":[55],"type":[56],"interfaces,":[58],"considering":[59],"mixed-signal":[61],"IC":[62],"environment":[63],"coupled":[64],"to":[65,88],"channel":[67],"simulator":[68],"through":[69],"S-parameter":[70],"models.":[71],"An":[72],"scenario":[74],"optimization":[77],"CTLE":[80],"stage":[81],"USB":[83],"3.0":[84],"channels":[85],"discussed":[87],"exemplify":[89],"viability":[91],"presented":[94],"approach.":[95]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}