{"id":"https://openalex.org/W3017371928","doi":"https://doi.org/10.1109/lascas45839.2020.9068965","title":"A Low-Complexity Algorithm and Its Low-Power and High-Throughput Architecture for 3D-HEVC DMM-1 Encoding Tool","display_name":"A Low-Complexity Algorithm and Its Low-Power and High-Throughput Architecture for 3D-HEVC DMM-1 Encoding Tool","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3017371928","doi":"https://doi.org/10.1109/lascas45839.2020.9068965","mag":"3017371928"},"language":"en","primary_location":{"id":"doi:10.1109/lascas45839.2020.9068965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9068965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022033261","display_name":"Vinicius Borges","orcid":"https://orcid.org/0000-0002-2782-6430"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Borges","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069332580","display_name":"Murilo Perleberg","orcid":"https://orcid.org/0000-0002-1398-5342"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Murilo Perleberg","raw_affiliation_strings":["Postgraduate Program in Computing (PPGC), Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Postgraduate Program in Computing (PPGC), Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034889625","display_name":"Vladimir Afonso","orcid":"https://orcid.org/0000-0002-5761-4121"},"institutions":[{"id":"https://openalex.org/I4210155777","display_name":"Instituto Federal Sul-rio-grandense","ror":"https://ror.org/05dr32318","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210155777"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vladimir Afonso","raw_affiliation_strings":["Sul-rio-grandense Federal Institute (IFSul), Pelotas, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sul-rio-grandense Federal Institute (IFSul), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I4210155777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPEL), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7708213329315186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7254821062088013},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.606103241443634},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.584998369216919},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.555457592010498},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5369086265563965},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4801287353038788},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.466691792011261},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4490273594856262},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4352731704711914},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42894482612609863},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4206816554069519},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39131802320480347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35847213864326477},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3375510573387146},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3371402621269226},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2748333215713501},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07671386003494263}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7708213329315186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7254821062088013},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.606103241443634},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.584998369216919},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.555457592010498},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5369086265563965},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4801287353038788},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.466691792011261},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4490273594856262},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4352731704711914},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42894482612609863},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4206816554069519},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39131802320480347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35847213864326477},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3375510573387146},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3371402621269226},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2748333215713501},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07671386003494263},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas45839.2020.9068965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas45839.2020.9068965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2156029262","https://openalex.org/W2171330332","https://openalex.org/W2249309460","https://openalex.org/W2440293345","https://openalex.org/W2508238330","https://openalex.org/W2561437105","https://openalex.org/W2886275430","https://openalex.org/W6718516145","https://openalex.org/W6730671630"],"related_works":["https://openalex.org/W1493975478","https://openalex.org/W1650414576","https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W1777852485","https://openalex.org/W1986121963","https://openalex.org/W2171845075","https://openalex.org/W90186386","https://openalex.org/W1582003487"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,67,74],"low-power":[4],"and":[5,39,52,73,116],"high-performance":[6],"hardware":[7],"design":[8],"for":[9,58],"the":[10,17,35,42,53,59,109],"Depth":[11],"Modeling":[12],"Mode":[13],"1":[14],"(DMM-1)":[15],"of":[16,44,70,77,90,114],"3D-High":[18],"Efficiency":[19],"Video":[20],"Coding":[21],"(3D-HEVC).":[22],"The":[23,46,63,85,105],"designed":[24,86],"architecture":[25,47,87],"is":[26,88],"based":[27],"on":[28],"low-complexity":[30],"algorithm":[31],"developed":[32],"to":[33,40,97],"reduce":[34],"DMM-1":[36],"computational":[37],"effort":[38],"avoid":[41],"use":[43],"memory.":[45],"was":[48,56],"described":[49],"in":[50,112],"VHDL,":[51],"ASIC":[54],"synthesis":[55,64],"performed":[57],"TSMC":[60],"40nm":[61],"technology.":[62],"results":[65,107],"showed":[66],"gate":[68],"count":[69],"1,283k":[71],"gates":[72],"power":[75,117],"dissipation":[76],"51.36":[78],"mW,":[79],"when":[80],"running":[81],"at":[82,100],"82":[83],"MHz.":[84],"capable":[89],"processing":[91],"3D":[92],"1080p":[93],"videos":[94],"with":[95],"up":[96],"11":[98],"views":[99],"30":[101],"frames":[102],"per":[103],"second.":[104],"reached":[106],"surpass":[108],"published":[110],"works":[111],"terms":[113],"throughput":[115],"dissipation.":[118]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}