{"id":"https://openalex.org/W2922128439","doi":"https://doi.org/10.1109/lascas.2019.8667590","title":"A Framework for Heterogeneous Many-core SoCs Generation","display_name":"A Framework for Heterogeneous Many-core SoCs Generation","publication_year":2019,"publication_date":"2019-02-01","ids":{"openalex":"https://openalex.org/W2922128439","doi":"https://doi.org/10.1109/lascas.2019.8667590","mag":"2922128439"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2019.8667590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/10923/18658","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018993514","display_name":"Marcelo Ruaro","orcid":"https://orcid.org/0000-0001-5995-435X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Ruaro","raw_affiliation_strings":["PUCRS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072988572","display_name":"Luciano Lores Caimi","orcid":"https://orcid.org/0000-0003-2018-169X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano L. Caimi","raw_affiliation_strings":["PUCRS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074508722","display_name":"Vinicius Fochi","orcid":"https://orcid.org/0000-0002-3805-064X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Fochi","raw_affiliation_strings":["PUCRS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["PUCRS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.3719,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62846583,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7913532853126526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7848774790763855},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7522680759429932},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6182829141616821},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6125355958938599},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5742812156677246},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4537312388420105},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44763219356536865},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.44096171855926514},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4392201900482178},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.42992833256721497},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.4198535084724426},{"id":"https://openalex.org/keywords/model-based-design","display_name":"Model-based design","score":0.4179190695285797},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22801262140274048},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.226178377866745},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15145665407180786},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.09288531541824341}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7913532853126526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7848774790763855},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7522680759429932},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6182829141616821},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6125355958938599},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5742812156677246},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4537312388420105},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44763219356536865},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.44096171855926514},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4392201900482178},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.42992833256721497},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.4198535084724426},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.4179190695285797},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22801262140274048},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.226178377866745},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15145665407180786},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.09288531541824341},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas.2019.8667590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repositorio.pucrs.br:10923/18658","is_oa":true,"landing_page_url":"https://hdl.handle.net/10923/18658","pdf_url":null,"source":{"id":"https://openalex.org/S4377196369","display_name":"PUCRS Repository (Pontifical Catholic University of Rio Grande do Sul)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45643870","host_organization_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","host_organization_lineage":["https://openalex.org/I45643870"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conferenceObject"}],"best_oa_location":{"id":"pmh:oai:repositorio.pucrs.br:10923/18658","is_oa":true,"landing_page_url":"https://hdl.handle.net/10923/18658","pdf_url":null,"source":{"id":"https://openalex.org/S4377196369","display_name":"PUCRS Repository (Pontifical Catholic University of Rio Grande do Sul)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45643870","host_organization_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","host_organization_lineage":["https://openalex.org/I45643870"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2014746251","https://openalex.org/W2092276663","https://openalex.org/W2153024233","https://openalex.org/W2333603443","https://openalex.org/W2420293351","https://openalex.org/W2486470715","https://openalex.org/W2509634152","https://openalex.org/W2584753901","https://openalex.org/W2752980382","https://openalex.org/W2807115167","https://openalex.org/W2810554592","https://openalex.org/W2861701245","https://openalex.org/W4249301338","https://openalex.org/W6682459707","https://openalex.org/W6717307803"],"related_works":["https://openalex.org/W2384838054","https://openalex.org/W2133239925","https://openalex.org/W2390977450","https://openalex.org/W2170799272","https://openalex.org/W2389698729","https://openalex.org/W2135428045","https://openalex.org/W2016176910","https://openalex.org/W2543801188","https://openalex.org/W2079291856","https://openalex.org/W2181833861"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,12,20,49,58,69],"framework":[4,18,27,67,100],"for":[5,23],"heterogeneous":[6,24],"many-core":[7,21,31,103,121],"SoCs":[8],"generation,":[9,122],"which":[10],"comprises":[11],"flexible":[13],"EDA":[14,99],"(Electronic":[15],"Design":[16],"Automation)":[17],"and":[19,41,57,79,84,111,124],"model":[22,32,45,51,60,96],"SoCs.":[25],"The":[26,43,66,90],"together":[28],"with":[29,48],"the":[30,34,94,98,102,120],"supports":[33],"integration":[35,92],"of":[36,72,82,93],"processors,":[37],"network":[38],"interfaces,":[39],"routers,":[40],"peripherals.":[42],"hardware":[44],"is":[46],"cycleaccurate,":[47],"SystemC":[50],"to":[52,97,106],"speed":[53],"up":[54],"simulation":[55],"time":[56],"VHDL":[59],"enabling":[61,76],"prototyping":[62],"in":[63,109],"FPGAs":[64],"devices.":[65],"provides":[68],"rich":[70],"set":[71],"graphical":[73],"debugging":[74],"tools":[75],"an":[77,117],"easy":[78],"intuitive":[80],"understanding":[81],"computation":[83],"communication":[85],"events":[86],"happening":[87],"at":[88],"runtime.":[89],"coupled":[91],"platform":[95],"makes":[101],"well":[104],"suited":[105],"be":[107],"employed":[108],"research":[110],"teaching.":[112],"As":[113],"case-study,":[114],"we":[115],"provide":[116],"evaluations":[118],"addressing":[119],"simulation,":[123],"debugging.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}