{"id":"https://openalex.org/W2921337991","doi":"https://doi.org/10.1109/lascas.2019.8667579","title":"A Low-Area Direct Memory Access Controller Architecture for a RISC-V Based Low-Power Microcontroller","display_name":"A Low-Area Direct Memory Access Controller Architecture for a RISC-V Based Low-Power Microcontroller","publication_year":2019,"publication_date":"2019-02-01","ids":{"openalex":"https://openalex.org/W2921337991","doi":"https://doi.org/10.1109/lascas.2019.8667579","mag":"2921337991"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2019.8667579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020539302","display_name":"Hanssel Morales","orcid":"https://orcid.org/0000-0002-5521-6525"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Hanssel Morales","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076615981","display_name":"Ckristian Duran","orcid":"https://orcid.org/0000-0003-3746-8320"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Ckristian Duran","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070510631","display_name":"Elkim Roa","orcid":"https://orcid.org/0000-0003-0290-7493"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Elkim Roa","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115684694"],"apc_list":null,"apc_paid":null,"fwci":1.2337,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76975684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.8256656527519226},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.744468629360199},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7244990468025208},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.6890856027603149},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6726009845733643},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5872148871421814},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5466935038566589},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5323529243469238},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4827353358268738},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.46453481912612915},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4174959659576416},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2788535952568054},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23269355297088623},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17727556824684143},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13458874821662903},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10903435945510864}],"concepts":[{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.8256656527519226},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.744468629360199},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7244990468025208},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.6890856027603149},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6726009845733643},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5872148871421814},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5466935038566589},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5323529243469238},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4827353358268738},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.46453481912612915},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4174959659576416},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2788535952568054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23269355297088623},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17727556824684143},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13458874821662903},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10903435945510864},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2019.8667579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1568892260","https://openalex.org/W1983394510","https://openalex.org/W2089203444","https://openalex.org/W2099297664","https://openalex.org/W2434948554","https://openalex.org/W2768607776","https://openalex.org/W2810437462"],"related_works":["https://openalex.org/W2360288732","https://openalex.org/W2364373562","https://openalex.org/W2185646124","https://openalex.org/W2371982579","https://openalex.org/W2038831013","https://openalex.org/W2350621393","https://openalex.org/W2362082090","https://openalex.org/W2558008088","https://openalex.org/W2893763626","https://openalex.org/W2317222294"],"abstract_inverted_index":{"In":[0],"this":[1,33],"work,":[2],"we":[3],"present":[4],"a":[5,23,44,48,53,58,62,79],"low":[6],"area":[7,82,94],"DMA":[8,69,81],"controller":[9],"that":[10],"enables":[11],"low-cost":[12],"SoCs":[13],"where":[14,67],"subsystems":[15],"need":[16],"constant":[17],"memory":[18],"access.":[19],"Small":[20],"interfaces":[21],"and":[22,52],"unique":[24],"FIFO":[25],"handling":[26],"read/write":[27],"transactions":[28],"are":[29],"fundamental":[30],"blocks":[31],"in":[32,95],"design.":[34],"As":[35],"proof":[36],"of":[37,72,83],"concept,":[38],"the":[39,68,73],"testing":[40],"system":[41],"also":[42],"includes":[43],"RISC-V":[45],"RV32IM":[46],"processor,":[47],"USB":[49],"1.1/2.0":[50],"PHY":[51],"QSPI":[54],"interface.":[55],"We":[56],"implemented":[57],"whole":[59],"microcontroller":[60],"using":[61,86],"TSMC":[63],"0.18\u03bcm":[64],"technology":[65],"node,":[66],"occupies":[70],"4.2%":[71],"total":[74,80],"area.":[75],"The":[76],"results":[77],"show":[78],"1997":[84],"gates":[85],"4":[87],"information":[88],"channels,":[89],"which":[90],"is":[91],"75.3%":[92],"smaller":[93],"comparison":[96],"with":[97],"recent":[98],"low-area":[99],"DMAs.":[100]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}