{"id":"https://openalex.org/W2921894752","doi":"https://doi.org/10.1109/lascas.2019.8667543","title":"On UVM Reliability in Mixed-Signal Verification","display_name":"On UVM Reliability in Mixed-Signal Verification","publication_year":2019,"publication_date":"2019-02-01","ids":{"openalex":"https://openalex.org/W2921894752","doi":"https://doi.org/10.1109/lascas.2019.8667543","mag":"2921894752"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2019.8667543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083795735","display_name":"Wilmer Ramirez","orcid":null},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Wilmer Ramirez","raw_affiliation_strings":["Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068522651","display_name":"Hector Gomez","orcid":"https://orcid.org/0000-0002-8749-5661"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Hector Gomez","raw_affiliation_strings":["Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070510631","display_name":"Elkim Roa","orcid":"https://orcid.org/0000-0003-0290-7493"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Elkim Roa","raw_affiliation_strings":["Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115684694"],"apc_list":null,"apc_paid":null,"fwci":1.9739,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85473658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7818372249603271},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5483534932136536},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5087834000587463},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.46271416544914246},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4488544464111328},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.41162747144699097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3817150890827179},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35975855588912964},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.26888442039489746},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.19275441765785217},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1811048984527588},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1238027811050415},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11069589853286743},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09265398979187012},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09089115262031555}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7818372249603271},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5483534932136536},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5087834000587463},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.46271416544914246},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4488544464111328},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.41162747144699097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3817150890827179},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35975855588912964},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.26888442039489746},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.19275441765785217},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1811048984527588},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1238027811050415},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11069589853286743},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09265398979187012},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09089115262031555},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2019.8667543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2062145313","https://openalex.org/W2129481193","https://openalex.org/W2535974818","https://openalex.org/W4205212523","https://openalex.org/W6665964584"],"related_works":["https://openalex.org/W2162314935","https://openalex.org/W2087184054","https://openalex.org/W4255010420","https://openalex.org/W2106026059","https://openalex.org/W2807488133","https://openalex.org/W2546264221","https://openalex.org/W3134595011","https://openalex.org/W3037275537","https://openalex.org/W2188923122","https://openalex.org/W2806992889"],"abstract_inverted_index":{"During":[0],"the":[1,40,72,108],"last":[2],"decade,":[3],"Universal":[4],"Verification":[5],"Methodology":[6],"(UVM)":[7],"has":[8],"become":[9],"a":[10,52,58,96,118,129],"popular":[11],"standard":[12],"test":[13,75],"methodology":[14],"for":[15],"verification":[16,122],"of":[17,44,49,71],"intellectual":[18],"property":[19],"(VIP)":[20],"within":[21],"digital":[22],"and":[23,34,42,57,76],"mixed-signal":[24],"systems.":[25],"UVM":[26,45,78],"prominent":[27],"features":[28],"include":[29],"stimulus":[30],"automation,":[31],"I/O":[32],"checking":[33],"code":[35],"reuse.":[36],"This":[37],"paper":[38],"analyzes":[39],"strengths":[41],"weaknesses":[43],"along":[46],"with":[47],"measurements":[48],"reliability":[50,66,93],"using":[51],"32-bit":[53],"LPDDR3":[54],"memory":[55],"interface":[56],"bandgap":[59],"voltage":[60],"reference.":[61],"Simulation":[62],"results":[63],"indicate":[64],"that":[65,95],"is":[67,102],"limited":[68],"by":[69,112],"complexity":[70],"circuit":[73],"under":[74],"proper":[77],"setup":[79],"to":[80,107,120,128],"get":[81],"considerable":[82],"analog":[83,87,100],"simulation":[84],"coverage.":[85],"For":[86],"cases,":[88],"UVM-AMS":[89,132],"can":[90],"render":[91],"low":[92],"considering":[94],"common":[97],"practice":[98],"in":[99],"design":[101],"creating":[103],"multiple":[104],"testbenches":[105],"according":[106],"function/domain":[109],"tested.":[110],"VIP":[111],"itself":[113],"should":[114],"be":[115],"used":[116],"as":[117],"complement":[119],"traditional":[121],"practices":[123],"even":[124],"when":[125],"assuming":[126],"access":[127],"fully":[130],"detailed":[131],"VIP.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}