{"id":"https://openalex.org/W2810080219","doi":"https://doi.org/10.1109/lascas.2018.8399941","title":"Sense amplifier offset cancellation and replica timing calibration for high-speed SRAMs","display_name":"Sense amplifier offset cancellation and replica timing calibration for high-speed SRAMs","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2810080219","doi":"https://doi.org/10.1109/lascas.2018.8399941","mag":"2810080219"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2018.8399941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023791032","display_name":"Roman Fragasse","orcid":"https://orcid.org/0000-0003-1025-8198"},"institutions":[{"id":"https://openalex.org/I1280414376","display_name":"United States Air Force Research Laboratory","ror":"https://ror.org/02e2egq70","country_code":"US","type":"facility","lineage":["https://openalex.org/I1280414376","https://openalex.org/I1330347796","https://openalex.org/I4210102105","https://openalex.org/I4389425425"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Roman Fragasse","raw_affiliation_strings":["Air Force Research Lab, Dayton, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Air Force Research Lab, Dayton, Ohio, USA","institution_ids":["https://openalex.org/I1280414376"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051873696","display_name":"Brian Dupaix","orcid":"https://orcid.org/0000-0002-4423-5675"},"institutions":[{"id":"https://openalex.org/I1280414376","display_name":"United States Air Force Research Laboratory","ror":"https://ror.org/02e2egq70","country_code":"US","type":"facility","lineage":["https://openalex.org/I1280414376","https://openalex.org/I1330347796","https://openalex.org/I4210102105","https://openalex.org/I4389425425"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Dupaix","raw_affiliation_strings":["Air Force Research Lab, Dayton, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Air Force Research Lab, Dayton, Ohio, USA","institution_ids":["https://openalex.org/I1280414376"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068601963","display_name":"Ramy Tantawy","orcid":"https://orcid.org/0000-0003-4476-0442"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramy Tantawy","raw_affiliation_strings":["Electroscience Lab, The Ohio State University, Columbus, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Electroscience Lab, The Ohio State University, Columbus, Ohio, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028871721","display_name":"Todd James","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Todd James","raw_affiliation_strings":["Electroscience Lab, The Ohio State University, Columbus, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Electroscience Lab, The Ohio State University, Columbus, Ohio, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043739572","display_name":"Waleed Khalil","orcid":"https://orcid.org/0000-0002-1613-675X"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Waleed Khalil","raw_affiliation_strings":["Electroscience Lab, The Ohio State University, Columbus, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Electroscience Lab, The Ohio State University, Columbus, Ohio, USA","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023791032"],"corresponding_institution_ids":["https://openalex.org/I1280414376"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.46830218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.8565239906311035},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.7507655024528503},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6438450813293457},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5479620695114136},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5361917018890381},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4798526167869568},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47286486625671387},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4287777841091156},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.4272417426109314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39731937646865845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3017454743385315},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3012092709541321},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2354303002357483},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2163999080657959},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17081806063652039},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.128420889377594},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11747360229492188}],"concepts":[{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.8565239906311035},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.7507655024528503},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6438450813293457},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5479620695114136},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5361917018890381},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4798526167869568},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47286486625671387},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4287777841091156},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.4272417426109314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39731937646865845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3017454743385315},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3012092709541321},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2354303002357483},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2163999080657959},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17081806063652039},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.128420889377594},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11747360229492188},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2018.8399941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1597620877","https://openalex.org/W1980970064","https://openalex.org/W1982871476","https://openalex.org/W1990990765","https://openalex.org/W2066274996","https://openalex.org/W2100483769","https://openalex.org/W2122435992","https://openalex.org/W2140480749","https://openalex.org/W2175322436","https://openalex.org/W4231501498"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2172029144","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2112122923","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W2159817233","https://openalex.org/W3209598999"],"abstract_inverted_index":{"A":[0,12,50,86],"CMOS":[1],"SRAM":[2,31],"design":[3,165],"in":[4,35],"130":[5],"nm":[6],"BiCMOS":[7],"SiGe":[8],"technology":[9],"is":[10,33,58,95],"presented.":[11],"10":[13],"Kb":[14,38],"array":[15,32],"was":[16],"designed":[17],"to":[18,60],"operate":[19],"at":[20,167],"a":[21,26,139],"500":[22],"MHz":[23],"clock":[24],"and":[25,43,46,52,72,82,100,113,138,152],"1.5":[27],"V":[28],"supply.":[29],"The":[30,154],"implemented":[34],"four":[36],"2.5":[37],"quadrants":[39],"with":[40,129,174],"shared":[41],"column":[42,71],"row":[44,73],"addresses":[45],"local":[47],"quadrant":[48],"decoding.":[49],"calibrated":[51],"tunable":[53],"replica":[54,80,83,98],"timing":[55,67,99,112],"structure":[56],"technique":[57,91],"used":[59],"generate":[61],"optimal":[62],"sense":[63,127],"amplifier":[64,128],"(SA)":[65],"enable":[66],"by":[68],"replicating":[69],"both":[70,123],"delay":[74],"of":[75,150],"the":[76,109,124,164],"memory":[77],"simultaneously":[78],"using":[79],"bitline":[81],"wordline":[84],"structures.":[85],"new":[87],"capacitive":[88,101,130],"offset":[89,102,131,145],"cancellation":[90,103,132,146],"for":[92,108,147],"current-mode":[93],"SA":[94,115,177],"proposed.":[96],"Using":[97],"techniques":[104],"optimizes":[105],"operation":[106],"speed":[107],"most":[110],"process-invariant":[111],"smallest":[114],"area.":[116,178],"Monte":[117],"Carlo":[118],"simulations":[119],"were":[120],"performed":[121,159],"on":[122],"current":[125],"mode":[126],"(CSA":[133],"<sub":[134,156],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[135,157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">coc</sub>":[136,158],"),":[137],"conventional":[140],"latch":[141],"type":[142],"CSA":[143,155],"without":[144,160],"200":[148],"runs":[149],"process":[151],"mismatch.":[153],"read":[161,171],"failures":[162],"across":[163],"space":[166],"~100":[168],"ps":[169],"faster":[170],"access":[172],"time":[173],"50%":[175],"less":[176]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}