{"id":"https://openalex.org/W2811207850","doi":"https://doi.org/10.1109/lascas.2018.8399938","title":"Exploring power-performance-quality tradeoff of approximate adders for energy efficient sobel filtering","display_name":"Exploring power-performance-quality tradeoff of approximate adders for energy efficient sobel filtering","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2811207850","doi":"https://doi.org/10.1109/lascas.2018.8399938","mag":"2811207850"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2018.8399938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101846385","display_name":"Leonardo Bandeira Soares","orcid":"https://orcid.org/0000-0002-4678-9401"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leonardo B. Soares","raw_affiliation_strings":["PGMicro - Informatics Institute (INF) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMicro - Informatics Institute (INF) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041755258","display_name":"Morgana Macedo Azevedo da Rosa","orcid":"https://orcid.org/0000-0001-9582-9011"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Morgana M. A. da Rosa","raw_affiliation_strings":["PGMicro - Informatics Institute (INF) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMicro - Informatics Institute (INF) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020740463","display_name":"Cl\u00e1udio Diniz","orcid":"https://orcid.org/0000-0002-5019-3715"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Claudio M. Diniz","raw_affiliation_strings":["PPGEEC - CCST - Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGEEC - CCST - Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0000-0003-0521-5898"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo A. C. da Costa","raw_affiliation_strings":["PPGEEC - CCST - Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGEEC - CCST - Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["PPGEEC - CCST - Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGEEC - CCST - Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9204176068305969},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7516659498214722},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6615800261497498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6289619207382202},{"id":"https://openalex.org/keywords/sobel-operator","display_name":"Sobel operator","score":0.41775763034820557},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4141186475753784},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.36934176087379456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3569018244743347},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26644766330718994},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.1619124412536621},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12404799461364746},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.10666656494140625},{"id":"https://openalex.org/keywords/edge-detection","display_name":"Edge detection","score":0.08415064215660095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07677456736564636}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9204176068305969},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7516659498214722},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6615800261497498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6289619207382202},{"id":"https://openalex.org/C30703548","wikidata":"https://www.wikidata.org/wiki/Q1757673","display_name":"Sobel operator","level":5,"score":0.41775763034820557},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4141186475753784},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.36934176087379456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3569018244743347},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26644766330718994},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.1619124412536621},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12404799461364746},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.10666656494140625},{"id":"https://openalex.org/C193536780","wikidata":"https://www.wikidata.org/wiki/Q1513153","display_name":"Edge detection","level":4,"score":0.08415064215660095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07677456736564636},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2018.8399938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1579352825","https://openalex.org/W1963965124","https://openalex.org/W2005865544","https://openalex.org/W2020217519","https://openalex.org/W2064877809","https://openalex.org/W2126044301","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2153331684","https://openalex.org/W2168543008","https://openalex.org/W2184339812","https://openalex.org/W2291454093","https://openalex.org/W2341267059","https://openalex.org/W2348291484","https://openalex.org/W2619894519","https://openalex.org/W2765663085","https://openalex.org/W4285719527","https://openalex.org/W6686168055"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2183015194","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2129868416","https://openalex.org/W2364181090","https://openalex.org/W4255416339","https://openalex.org/W2112595260","https://openalex.org/W3082514006"],"abstract_inverted_index":{"This":[0],"work":[1,52],"explores":[2],"parallel-prefix":[3],"adder":[4,41,95,148],"(PPA)":[5],"topologies":[6,42,58,81,96,149],"in":[7,20,82,99],"the":[8,31,44,123,126,131],"precise":[9,45,88,124],"block":[10],"of":[11,30,39,47,61,78,93,117,136,151],"state-of-the-art":[12],"approximate":[13,48,90,127],"adders.":[14],"These":[15],"adders":[16,80],"are":[17,97],"then":[18],"applied":[19],"Sobel":[21,83,87],"image":[22,84],"filtering":[23],"architectures":[24,91],"to":[25,119,138],"improve":[26],"energy":[27,112],"efficiency.":[28],"Most":[29],"current":[32],"related":[33],"works":[34],"do":[35],"not":[36],"show":[37,110],"exploration":[38,59],"different":[40,94],"for":[43,103],"part":[46],"adders,":[49],"while":[50],"this":[51],"develops":[53],"and":[54,72,89,101,125],"demonstrates:":[55],"i)":[56],"PPA":[57],"instead":[60,150],"adopting":[62],"only":[63],"one":[64],"topology":[65],"such":[66],"as":[67],"Ripple":[68],"Carry":[69],"Adder":[70],"(RCA),":[71],"ii)":[73],"a":[74,104],"case":[75],"study":[76],"analysis":[77],"these":[79],"application.":[85],"The":[86],"composed":[92],"described":[98],"VHDL":[100],"synthesized":[102],"45":[105],"nm":[106],"CMOS":[107],"technology.":[108],"Results":[109],"mean":[111],"per":[113],"filtered":[114],"frame":[115],"reduction":[116,135],"up":[118,137],"52.7%":[120],"when":[121,145],"comparing":[122],"arithmetic":[128],"implementations.":[129],"Furthermore,":[130],"additional":[132],"dynamic":[133],"power":[134],"25.82%":[139],"is":[140],"obtained":[141],"through":[142],"Voltage":[143],"down-scaling":[144],"using":[146],"faster":[147],"RCA.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}