{"id":"https://openalex.org/W2810031419","doi":"https://doi.org/10.1109/lascas.2018.8399921","title":"A design flow of asynchronous burst-mode circuits without fundamental-mode timing assumption","display_name":"A design flow of asynchronous burst-mode circuits without fundamental-mode timing assumption","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2810031419","doi":"https://doi.org/10.1109/lascas.2018.8399921","mag":"2810031419"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2018.8399921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026499609","display_name":"Higor A. Delsoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123805","display_name":"Instituto de Aeron\u00e1utica e Espa\u00e7o","ror":"https://ror.org/025n1fp68","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210123805"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Higor A. Delsoto","raw_affiliation_strings":["Electronic Engineer Division, Technological Institute of Aeronautics, Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineer Division, Technological Institute of Aeronautics, Brazil","institution_ids":["https://openalex.org/I4210123805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009078527","display_name":"Duarte L. Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123805","display_name":"Instituto de Aeron\u00e1utica e Espa\u00e7o","ror":"https://ror.org/025n1fp68","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210123805"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Duarte L. Oliveira","raw_affiliation_strings":["Electronic Engineer Division, Technological Institute of Aeronautics, Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineer Division, Technological Institute of Aeronautics, Brazil","institution_ids":["https://openalex.org/I4210123805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074938609","display_name":"Lucas Santana","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123805","display_name":"Instituto de Aeron\u00e1utica e Espa\u00e7o","ror":"https://ror.org/025n1fp68","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210123805"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Santana","raw_affiliation_strings":["Electronic Engineer Division, Technological Institute of Aeronautics, Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineer Division, Technological Institute of Aeronautics, Brazil","institution_ids":["https://openalex.org/I4210123805"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112249506","display_name":"Lester A. Faria","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123805","display_name":"Instituto de Aeron\u00e1utica e Espa\u00e7o","ror":"https://ror.org/025n1fp68","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210123805"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lester A. Faria","raw_affiliation_strings":["Electronic Engineer Division, Technological Institute of Aeronautics, Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineer Division, Technological Institute of Aeronautics, Brazil","institution_ids":["https://openalex.org/I4210123805"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026499609"],"corresponding_institution_ids":["https://openalex.org/I4210123805"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56125797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"e80 d","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8308660984039307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6642765998840332},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6322153806686401},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5718109607696533},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5448522567749023},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5447269082069397},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.540120005607605},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5163277983665466},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.46567055583000183},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.45237481594085693},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.44542163610458374},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4206646680831909},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41601887345314026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4150354564189911},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3871951103210449},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31909072399139404},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2706601619720459},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20788872241973877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18058907985687256},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15227913856506348},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13066095113754272},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09898236393928528}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8308660984039307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6642765998840332},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6322153806686401},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5718109607696533},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5448522567749023},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5447269082069397},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.540120005607605},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5163277983665466},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.46567055583000183},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.45237481594085693},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.44542163610458374},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4206646680831909},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41601887345314026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4150354564189911},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3871951103210449},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31909072399139404},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2706601619720459},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20788872241973877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18058907985687256},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15227913856506348},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13066095113754272},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09898236393928528},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2018.8399921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1498870363","https://openalex.org/W1554812212","https://openalex.org/W1577323490","https://openalex.org/W1665361481","https://openalex.org/W1986303107","https://openalex.org/W2002037632","https://openalex.org/W2058948603","https://openalex.org/W2121914493","https://openalex.org/W2135194304","https://openalex.org/W2160823654","https://openalex.org/W4255722788","https://openalex.org/W6637168539","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2384756109","https://openalex.org/W364924225","https://openalex.org/W2237508561","https://openalex.org/W1993985975","https://openalex.org/W2078264798","https://openalex.org/W2590986178","https://openalex.org/W4300849150","https://openalex.org/W142020038","https://openalex.org/W2184151347"],"abstract_inverted_index":{"The":[0,161],"asynchronous":[1,48],"paradigm":[2],"is":[3,45],"an":[4,185],"alternative":[5],"that":[6,19,86,93,214],"can":[7],"solve":[8],"the":[9,15,24,46,56,59,70,73,80,84,102,105,111,129,138,141,152,175,178,193,202,209,216,224],"synchronous":[10],"design":[11,126,163],"problems":[12],"caused":[13],"by":[14],"global":[16],"clock":[17],"signal":[18],"are":[20,31,146,156,215],"being":[21],"worse":[22],"in":[23,34,58,151,192,201,223],"Deep-Sub-Micron":[25],"CMOS":[26],"Technology":[27],"(DSM-CMOS).":[28],"Asynchronous":[29],"controllers":[30],"important":[32],"components":[33],"a":[35,66,125],"digital":[36],"design.":[37],"A":[38],"controller":[39],"class":[40,130],"quite":[41],"familiar":[42],"to":[43,82,88,148,167,173,208],"designers":[44],"burst-mode":[47],"finite":[49],"state":[50],"machines":[51,135],"(BM-AFSMs).":[52],"BM-AFSMs":[53,81,96,221],"interact":[54],"with":[55,137],"environment":[57,74,139],"fundamental":[60],"mode":[61],"(FM),":[62],"therefore":[63],"they":[64,155],"need":[65],"timing":[67,159],"analysis":[68],"and":[69,118,145,190,197,199,211],"response":[71],"of":[72,101,107,131,143,158,177,188,195,204,220],"must":[75],"be":[76,89],"slow":[77],"enough":[78],"for":[79,128],"accept":[83],"response,":[85],"is,":[87],"stable.":[90],"For":[91],"environments":[92],"respond":[94],"quickly":[95],"may":[97],"violate":[98],"FM.":[99,225],"Violation":[100],"FM":[103,144,179],"requires":[104],"insertion":[106],"delay":[108,149],"elements":[109],"into":[110],"status":[112],"variables,":[113],"which":[114],"degrades":[115],"performance,":[116],"reliability":[117],"area.":[119],"In":[120,171],"this,":[121],"paper":[122],"we":[123],"propose":[124],"flow":[127,164],"Non-FM-BM-AFSMs,":[132],"i.e.,":[133],"novel":[134],"interacting":[136],"without":[140],"assumption":[142],"robust":[147],"variations":[150],"gates,":[153],"so":[154],"free":[157],"analysis.":[160],"proposed":[162],"was":[165],"applied":[166],"eleven":[168],"BM":[169],"benchmarks.":[170],"addition":[172],"obtaining":[174],"relaxation":[176],"mode,":[180],"it":[181],"also":[182],"obtained":[183],"respectively":[184],"average":[186],"reduction":[187],"17%":[189],"0%":[191],"number":[194,203],"products":[196],"26%":[198],"11%":[200],"literals":[205],"when":[206],"compared":[207],"Minimalist":[210],"3D":[212],"tools":[213,219],"main":[217],"synthesis":[218],"operating":[222]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}