{"id":"https://openalex.org/W2810628134","doi":"https://doi.org/10.1109/lascas.2018.8399919","title":"ASIC power-estimation accuracy evaluation: A case study using video-coding architectures","display_name":"ASIC power-estimation accuracy evaluation: A case study using video-coding architectures","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2810628134","doi":"https://doi.org/10.1109/lascas.2018.8399919","mag":"2810628134"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2018.8399919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069332580","display_name":"Murilo Perleberg","orcid":"https://orcid.org/0000-0002-1398-5342"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Murilo R. Perleberg","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079262645","display_name":"Jones G\u00f6ebel","orcid":"https://orcid.org/0000-0002-5937-9794"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jones W. Goebel","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071307005","display_name":"Mateus Melo","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mateus S. Melo","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034889625","display_name":"Vladimir Afonso","orcid":"https://orcid.org/0000-0002-5761-4121"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vladimir Afonso","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano V. Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI) and the Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8322501182556152},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7943998575210571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.782177209854126},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6845618486404419},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6242631077766418},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.569530725479126},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5576844215393066},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5102641582489014},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.392842173576355},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.37330493330955505},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36419615149497986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3532806932926178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3498695492744446},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20010393857955933},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17779889702796936},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15766024589538574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08667060732841492}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8322501182556152},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7943998575210571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.782177209854126},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6845618486404419},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6242631077766418},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.569530725479126},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5576844215393066},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5102641582489014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.392842173576355},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.37330493330955505},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36419615149497986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3532806932926178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3498695492744446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20010393857955933},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17779889702796936},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15766024589538574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08667060732841492},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2018.8399919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2018.8399919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1939777336","https://openalex.org/W1965115854","https://openalex.org/W2018496562","https://openalex.org/W2022371756","https://openalex.org/W2023075074","https://openalex.org/W2146395539","https://openalex.org/W2295513214","https://openalex.org/W2510945427","https://openalex.org/W2533651815","https://openalex.org/W6655077649","https://openalex.org/W6681628524"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2889102485","https://openalex.org/W3209275736","https://openalex.org/W2388299947","https://openalex.org/W4242912623","https://openalex.org/W2134697552","https://openalex.org/W2993028905","https://openalex.org/W2070693700","https://openalex.org/W4386859294"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"evaluation":[4],"of":[5,124,168],"different":[6],"power-estimation":[7,40,94],"flows":[8,41,95,122],"in":[9,145],"standard-cell":[10,37],"ASIC":[11],"synthesis":[12],"using":[13,149],"video-coding":[14,127],"architectures":[15],"as":[16],"a":[17,130,134],"case":[18,116],"study.":[19],"For":[20],"estimating":[21],"the":[22,24,34,52,71,78,83,86,111,141,146,151,155,161,172,178],"power,":[23],"Encounter":[25],"RTL":[26,72,152],"Compiler":[27],"and":[28,61,74,108,133,154],"iRun":[29],"tools":[30],"are":[31,96],"used":[32,118,144],"with":[33,177],"45nm":[35],"Nangate":[36],"library.":[38],"Four":[39],"were":[42],"evaluated:":[43],"A)":[44],"based":[45,55,69,76],"on":[46,56,70,77],"default":[47,156],"switching":[48,59,157],"activity":[49],"provided":[50,159],"by":[51,160],"tool,":[53,162],"B)":[54],"previous":[57],"statistical":[58],"analysis,":[60],"two":[62,125],"considering":[63],"real":[64],"input":[65],"data":[66],"-":[67,81],"C)":[68],"files":[73,80,153],"D)":[75],"netlist":[79],"being":[82,129],"last":[84],"one":[85],"Cadence":[87,179],"recommended":[88,180],"flow":[89,142],"for":[90,171],"these":[91,121],"tools.":[92],"These":[93],"compared":[97,176],"according":[98],"to":[99,119],"simulation":[100],"time,":[101],"designer's":[102],"expertise,":[103],"net":[104],"assert":[105],"(when":[106],"applied),":[107],"mainly":[109],"about":[110],"power":[112],"estimation":[113],"accuracy.":[114],"The":[115,137],"study":[117],"compare":[120],"consists":[123],"dedicated":[126],"hardware,":[128],"purely":[131],"combinational":[132],"pipelined":[135],"architectures.":[136],"results":[138],"show":[139],"that":[140],"widely":[143],"literature":[147],"papers,":[148],"only":[150],"active":[158],"can":[163],"present":[164],"more":[165],"than":[166],"40%":[167],"relative":[169],"error":[170],"evaluated":[173],"designs,":[174],"when":[175],"flow.":[181]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}