{"id":"https://openalex.org/W2621205195","doi":"https://doi.org/10.1109/lascas.2017.7948107","title":"Optimization opportunities in RRAM-based FPGA architectures","display_name":"Optimization opportunities in RRAM-based FPGA architectures","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2621205195","doi":"https://doi.org/10.1109/lascas.2017.7948107","mag":"2621205195"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2017.7948107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2017.7948107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/226134","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Vaud, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Vaud, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Vaud, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Vaud, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["University of Utah, Salt Lake City, Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103004961"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05442097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7671228647232056},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7052250504493713},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6373226642608643},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5175111293792725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3269772529602051},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13664954900741577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1293243169784546}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7671228647232056},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7052250504493713},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6373226642608643},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5175111293792725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3269772529602051},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13664954900741577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1293243169784546},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas.2017.7948107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2017.7948107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:226134","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/226134","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:226134","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/226134","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1480183640","https://openalex.org/W1523051745","https://openalex.org/W1971000062","https://openalex.org/W1984588379","https://openalex.org/W2004823737","https://openalex.org/W2019965721","https://openalex.org/W2040166817","https://openalex.org/W2078177817","https://openalex.org/W2086709250","https://openalex.org/W2105281355","https://openalex.org/W2120544688","https://openalex.org/W2138383740","https://openalex.org/W2138840350","https://openalex.org/W2146437820","https://openalex.org/W2263042501","https://openalex.org/W6678220080","https://openalex.org/W6681989696"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2054635671","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"Static":[0],"Random":[1,42],"Access":[2,43],"Memory":[3,44],"(SRAM)-based":[4],"routing":[5,127],"multiplexers,":[6,46,96],"whatever":[7],"structure":[8],"is":[9,61],"employed,":[10],"share":[11],"a":[12,52,117,138,192,196,226],"common":[13],"limitation:":[14],"their":[15,58,78],"area,":[16],"delay":[17,60,84,181],"and":[18,146,184,218],"power":[19],"increase":[20],"linearly":[21],"with":[22,48,195],"the":[23,36,64,92,111,126,150,172,202,208],"input":[24,65],"size.":[25,66],"This":[26,67],"property":[27,68],"results":[28],"in":[29,110,122,169,201],"most":[30],"SRAM-based":[31,56,79,105,193,228],"FPGA":[32,71,175,194,211,229],"architectures":[33,72],"typically":[34],"avoiding":[35],"use":[37,74],"of":[38,94,113,142,164],"large":[39],"multiplexers.":[40],"Resistive":[41],"(RRAM)-based":[45],"built":[47],"one-level":[49,139],"structure,":[50],"have":[51],"unique":[53],"advantage":[54],"over":[55],"multiplexers:":[57],"ideal":[59],"independent":[62],"from":[63],"allows":[69],"RRAM-based":[70,114,123,174,210],"to":[73,132,191,225],"larger":[75,155],"multiplexers":[76],"than":[77],"counterparts,":[80],"without":[81],"generating":[82],"any":[83],"overhead.":[85],"In":[86],"this":[87],"paper,":[88],"by":[89,179,182,187,216,221],"carefully":[90],"considering":[91],"properties":[93],"RRAM":[95],"we":[97,119],"assess":[98],"that":[99,121],"current":[100],"state-of-art":[101],"architectural":[102],"parameters":[103],"for":[104],"FPGAs":[106],"cannot":[107],"preserve":[108],"optimality":[109],"context":[112],"FPGAs.":[115],"As":[116],"result,":[118],"propose":[120],"FPGAs,":[124],"(a)":[125],"tracks":[128],"should":[129,153,160],"be":[130,161],"interconnected":[131],"Look-Up":[133],"Table":[134],"(LUT)":[135],"inputs":[136],"via":[137],"crossbar,":[140],"instead":[141,163],"through":[143],"Connection":[144],"Blocks":[145,152],"local":[147],"routing;":[148],"(b)":[149],"Switch":[151],"employ":[154],"multiplexers;":[156],"(c)":[157],"length-2":[158],"wires":[159],"used":[162],"length-4":[165],"wires.":[166],"When":[167,199],"operated":[168,200],"nominal":[170,231],"voltage,":[171],"proposed":[173,209],"architecture":[176,212],"reduces":[177],"area":[178],"26%,":[180],"39%":[183],"channel":[185],"width":[186],"13%,":[188],"as":[189,223],"compared":[190,224],"classical":[197,227],"architecture.":[198],"near-V":[203],"<sub":[204],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[205],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">t</sub>":[206],"regime,":[207],"improves":[213],"Area-Delay":[214],"Product":[215,220],"42%":[217],"Power-Delay":[219],"5\u00d7":[222],"at":[230],"voltage.":[232]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}