{"id":"https://openalex.org/W2640727995","doi":"https://doi.org/10.1109/lascas.2017.7948085","title":"A 2.2 \u03bcW analog front-end for multichannel neural recording","display_name":"A 2.2 \u03bcW analog front-end for multichannel neural recording","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2640727995","doi":"https://doi.org/10.1109/lascas.2017.7948085","mag":"2640727995"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2017.7948085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2017.7948085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011111942","display_name":"Jos\u00e9 Luis Valtierra","orcid":"https://orcid.org/0000-0002-4134-6425"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Luis Valtierra","raw_affiliation_strings":["Institute of Microelectronics of Seville and University of Seville, Seville, SPAIN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Seville and University of Seville, Seville, SPAIN","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048495527","display_name":"Manuel Delgado\u2010Restituto","orcid":"https://orcid.org/0000-0002-7707-0897"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Delgado-Restituto","raw_affiliation_strings":["Institute of Microelectronics of Seville and University of Seville, Seville, SPAIN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Seville and University of Seville, Seville, SPAIN","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029359976","display_name":"\u00c1. Rodr\u00edguez\u2010V\u00e1zquez","orcid":"https://orcid.org/0000-0002-1006-5241"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Angel Rodriguez-Vazquez","raw_affiliation_strings":["Institute of Microelectronics of Seville and University of Seville, Seville, SPAIN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Seville and University of Seville, Seville, SPAIN","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.09076293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.9011188745498657},{"id":"https://openalex.org/keywords/variable-gain-amplifier","display_name":"Variable-gain amplifier","score":0.727651059627533},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.6331188082695007},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5285959243774414},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5176068544387817},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5114914178848267},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5100706219673157},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.490344762802124},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.48287323117256165},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38102298974990845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32340434193611145},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.27266940474510193},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17447730898857117},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1229400634765625}],"concepts":[{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.9011188745498657},{"id":"https://openalex.org/C91541141","wikidata":"https://www.wikidata.org/wiki/Q1894933","display_name":"Variable-gain amplifier","level":5,"score":0.727651059627533},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.6331188082695007},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5285959243774414},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5176068544387817},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5114914178848267},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5100706219673157},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.490344762802124},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.48287323117256165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38102298974990845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32340434193611145},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.27266940474510193},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17447730898857117},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1229400634765625},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2017.7948085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2017.7948085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1994711727","https://openalex.org/W2049830283","https://openalex.org/W2061752509","https://openalex.org/W2095273620","https://openalex.org/W2148036862","https://openalex.org/W2158585918","https://openalex.org/W2159318368","https://openalex.org/W2177464813","https://openalex.org/W2211705316","https://openalex.org/W2406533156","https://openalex.org/W3142095621"],"related_works":["https://openalex.org/W2367353976","https://openalex.org/W2040400730","https://openalex.org/W3175678742","https://openalex.org/W1970142521","https://openalex.org/W4382541890","https://openalex.org/W1974376478","https://openalex.org/W2472545333","https://openalex.org/W2640727995","https://openalex.org/W2996678583","https://openalex.org/W2110036404"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"an":[3,75],"analog":[4],"front-end":[5],"for":[6,57],"the":[7,48,58,67],"multi-channel":[8],"implantable":[9],"recording":[10],"of":[11,79],"neural":[12],"signals":[13],"is":[14,17],"presented.":[15],"It":[16],"comprised":[18],"by":[19],"a":[20,27,52],"two-stage":[21],"AC-coupled":[22,30],"low-noise":[23],"amplifier":[24,33],"(LNA)":[25],"and":[26,51,81],"one":[28],"stage":[29,50],"variable":[31],"gain":[32],"(VGA).":[34],"The":[35],"proposed":[36,68],"architecture":[37,69],"employs":[38],"highly":[39],"power-noise":[40],"efficient":[41],"current":[42],"reuse":[43],"fully":[44,53],"differential":[45,54],"OTAs":[46],"in":[47,63],"LNA":[49],"folded":[55],"cascode":[56],"VGA":[59],"stage.":[60],"Simulation":[61],"results":[62],"AMS":[64],"0.18\u03bcm":[65],"validate":[66],"under":[70],"process":[71],"corners":[72],"variations":[73],"with":[74],"estimated":[76],"power":[77],"consumption":[78],"2.2\u03bcm":[80],"3.1":[82],"\u03bcVrms":[83],"in-band":[84],"noise.":[85]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}