{"id":"https://openalex.org/W2717158195","doi":"https://doi.org/10.1109/lascas.2017.7948064","title":"Evaluating the efficiency of using TMR in the high-level synthesis design flow of SRAM-based FPGA","display_name":"Evaluating the efficiency of using TMR in the high-level synthesis design flow of SRAM-based FPGA","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2717158195","doi":"https://doi.org/10.1109/lascas.2017.7948064","mag":"2717158195"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2017.7948064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2017.7948064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071214220","display_name":"Andr\u00e9 Flores dos Santos","orcid":"https://orcid.org/0000-0002-1348-7036"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Andre Flores dos Santos","raw_affiliation_strings":["Programa de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072145606","display_name":"Lucas Antunes Tambara","orcid":"https://orcid.org/0000-0001-7456-4368"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Antunes Tambara","raw_affiliation_strings":["Programa de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Programa de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071214220"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67960471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.9002799987792969},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7579869031906128},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7162085175514221},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.652116596698761},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.6199432611465454},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.600196361541748},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5426770448684692},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.501436710357666},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4438351094722748},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33167126774787903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2497614324092865},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09533926844596863}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.9002799987792969},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7579869031906128},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7162085175514221},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.652116596698761},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.6199432611465454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.600196361541748},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5426770448684692},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.501436710357666},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4438351094722748},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33167126774787903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2497614324092865},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09533926844596863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2017.7948064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2017.7948064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2154009134","https://openalex.org/W2464825514","https://openalex.org/W2571116073","https://openalex.org/W4300835888","https://openalex.org/W6731538656"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W3006277082","https://openalex.org/W2603119174","https://openalex.org/W2610634993","https://openalex.org/W3206195470","https://openalex.org/W2741405272"],"abstract_inverted_index":{"Triple":[0],"Modular":[1],"Redundancy":[2],"(TMR)":[3],"is":[4,107,130,138,144],"the":[5,12,22,70,80,87,90,100,114,127],"most":[6],"widely":[7],"used":[8],"technique":[9,102],"to":[10,31,39,68],"increase":[11],"reliability":[13],"of":[14,24,72,82,109,116],"SRAM-based":[15,58],"FPGAs.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"investigate":[21],"application":[23],"TMR":[25,51,101,125],"directly":[26],"in":[27,74],"C":[28],"language-based":[29],"algorithms":[30],"be":[32],"synthesized":[33],"using":[34],"High":[35],"Level":[36,44],"Synthesis":[37],"(HLS)":[38],"generate":[40],"hardened":[41,76],"Register":[42],"Transfer":[43],"(RTL)":[45],"designs.":[46],"We":[47,78],"analyze":[48,69],"four":[49],"different":[50],"designs":[52],"implemented":[53],"into":[54],"a":[55],"28":[56],"nm":[57],"FPGA":[59],"from":[60],"Xilinx.":[61],"Fault":[62],"injection":[63],"campaigns":[64],"were":[65],"performed":[66],"aiming":[67],"probability":[71],"errors":[73],"those":[75],"architectures.":[77],"compare":[79],"information":[81],"essential":[83],"bits":[84,92,118],"delivered":[85],"by":[86,94,119],"vendor":[88],"with":[89],"critical":[91,117],"provided":[93],"fault":[95],"injection.":[96],"Results":[97],"show":[98],"that":[99],"applied":[103],"at":[104],"HLS":[105],"level":[106],"capable":[108],"efficiently":[110],"mask":[111],"errors,":[112],"reducing":[113],"number":[115],"30":[120],"times":[121,132,140],"on":[122,133],"average.":[123],"Concerning":[124],"designs,":[126],"area":[128],"overhead":[129,137],"2.4":[131],"average,":[134],"while":[135],"performance":[136],"2.0":[139],"when":[141],"pipeline":[142],"optimization":[143],"used.":[145]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}