{"id":"https://openalex.org/W2338086338","doi":"https://doi.org/10.1109/lascas.2016.7451083","title":"Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool","display_name":"Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool","publication_year":2016,"publication_date":"2016-02-01","ids":{"openalex":"https://openalex.org/W2338086338","doi":"https://doi.org/10.1109/lascas.2016.7451083","mag":"2338086338"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2016.7451083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2016.7451083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041919625","display_name":"Gustavo H. Smaniotto","orcid":"https://orcid.org/0000-0002-0862-3910"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Gustavo H. Smaniotto","raw_affiliation_strings":["Universidade Federal de Pelotas"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065650352","display_name":"Joao J. S. Machado","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Joao J. S. Machado","raw_affiliation_strings":["Universidade Federal de Pelotas"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023900574","display_name":"Adriel Ziesemer","orcid":null},"institutions":[{"id":"https://openalex.org/I2801049591","display_name":"Instituto Federal de Educa\u00e7\u00e3o, Ci\u00eancia e Tecnologia do Rio Grande do Sul","ror":"https://ror.org/008p1v134","country_code":"BR","type":"education","lineage":["https://openalex.org/I1293487690","https://openalex.org/I2801049591","https://openalex.org/I2801200668"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Adriel M. Ziesemer","raw_affiliation_strings":["Instituto Federal do Rio Grande do Sul"],"affiliations":[{"raw_affiliation_string":"Instituto Federal do Rio Grande do Sul","institution_ids":["https://openalex.org/I2801049591"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marques","raw_affiliation_strings":["Universidade Federal de Pelotas"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa","raw_affiliation_strings":["Universidade Federal de Pelotas"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5041919625"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01958454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"355","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.7448899745941162},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7289919853210449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6961711645126343},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6826530694961548},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.610884964466095},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5294820070266724},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.5133844614028931},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.495764821767807},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41810840368270874},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4093111753463745},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40306493639945984},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27031877636909485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21178418397903442},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19275355339050293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17015811800956726},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1595865786075592},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13153743743896484}],"concepts":[{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.7448899745941162},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7289919853210449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6961711645126343},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6826530694961548},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.610884964466095},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5294820070266724},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.5133844614028931},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.495764821767807},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41810840368270874},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4093111753463745},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40306493639945984},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27031877636909485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21178418397903442},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19275355339050293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17015811800956726},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1595865786075592},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13153743743896484},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2016.7451083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2016.7451083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1972270843","https://openalex.org/W1976597925","https://openalex.org/W2022575517","https://openalex.org/W2041242877","https://openalex.org/W2043780523","https://openalex.org/W2056691852","https://openalex.org/W2078179095","https://openalex.org/W2126311241","https://openalex.org/W2166639234","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2103645363","https://openalex.org/W2072989701","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W2050511294","https://openalex.org/W1986774039","https://openalex.org/W2118321428","https://openalex.org/W2167785622","https://openalex.org/W2232520249","https://openalex.org/W2548937856"],"abstract_inverted_index":{"Traditional":[0],"synthesis":[1,48],"flows":[2],"dedicated":[3],"to":[4,12,29,67],"design":[5],"ASICs":[6],"typically":[7],"adopt":[8],"standard":[9],"cells":[10,34],"approach":[11],"generate":[13],"VLSI":[14],"circuits.":[15],"As":[16],"a":[17,114],"consequence,":[18],"the":[19,30,37,74,78,85,89,94,127],"layouts":[20,55],"of":[21,33,122,132],"these":[22,133],"circuits":[23],"are":[24],"not":[25],"fully":[26],"optimized":[27],"due":[28],"restricted":[31],"number":[32],"present":[35],"in":[36,83,93,101,145],"library.":[38],"To":[39],"solve":[40],"this":[41,110,139],"problem,":[42],"ASTRAN,":[43],"an":[44],"open":[45],"source":[46],"automatic":[47],"tool,":[49],"was":[50],"developed.":[51],"This":[52,97,107],"tool":[53],"generates":[54],"with":[56,63],"unrestricted":[57],"cell":[58,146],"structures":[59],"and":[60,112,125],"obtains":[61],"results":[62,136],"similar":[64],"density":[65],"compared":[66],"state-of-the-art":[68],"alternatives.":[69],"A":[70],"key":[71],"step":[72,98],"on":[73],"ASTRAN":[75,102],"flow":[76],"is":[77,99],"transistor":[79],"folding,":[80],"which":[81],"consists":[82],"breaking":[84],"transistors":[86,123],"that":[87,118],"exceed":[88],"height":[90],"limit":[91],"defined":[92],"project":[95],"rules.":[96],"executed":[100],"only":[103],"into":[104],"single":[105],"transistors.":[106],"paper":[108],"addresses":[109],"issue":[111],"introduces":[113],"new":[115,140],"folding":[116,128,141],"methodology":[117],"identifies":[119],"all":[120],"stacks":[121],"series":[124],"applies":[126],"technique":[129,142],"for":[130],"each":[131],"arrangements.":[134],"The":[135],"obtained":[137],"through":[138],"show":[143],"reductions":[144],"area.":[147]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}