{"id":"https://openalex.org/W2338824327","doi":"https://doi.org/10.1109/lascas.2016.7451068","title":"Parallel algorithm mapping to memory multidimensional signals","display_name":"Parallel algorithm mapping to memory multidimensional signals","publication_year":2016,"publication_date":"2016-02-01","ids":{"openalex":"https://openalex.org/W2338824327","doi":"https://doi.org/10.1109/lascas.2016.7451068","mag":"2338824327"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2016.7451068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2016.7451068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026837255","display_name":"Florin Balasa","orcid":null},"institutions":[{"id":"https://openalex.org/I80693520","display_name":"American University in Cairo","ror":"https://ror.org/0176yqn58","country_code":"EG","type":"education","lineage":["https://openalex.org/I80693520"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Florin Balasa","raw_affiliation_strings":["Dept. of Computer Science and Engineering, The American University in Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, The American University in Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009192095","display_name":"Ilie I. Luican","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilie I. Luican","raw_affiliation_strings":["Microsoft, Inc., Redmond, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft, Inc., Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112100458","display_name":"Hongwei Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongwei David Zhu","raw_affiliation_strings":["ARM, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02565969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"295","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8562909960746765},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.790341854095459},{"id":"https://openalex.org/keywords/multidimensional-systems","display_name":"Multidimensional systems","score":0.5378768444061279},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4966931939125061},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48610448837280273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46358558535575867},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.46114665269851685},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4493669271469116},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4417738914489746},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.42230498790740967},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.42036765813827515},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3397367000579834},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1796683967113495},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17917275428771973},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14865082502365112},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.14745551347732544},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.08847197890281677}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8562909960746765},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.790341854095459},{"id":"https://openalex.org/C158457486","wikidata":"https://www.wikidata.org/wiki/Q17104301","display_name":"Multidimensional systems","level":2,"score":0.5378768444061279},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4966931939125061},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48610448837280273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46358558535575867},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.46114665269851685},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4493669271469116},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4417738914489746},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.42230498790740967},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.42036765813827515},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3397367000579834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1796683967113495},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17917275428771973},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14865082502365112},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.14745551347732544},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.08847197890281677},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2016.7451068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2016.7451068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1481726796","https://openalex.org/W1526008432","https://openalex.org/W1559283829","https://openalex.org/W2073855204","https://openalex.org/W2077805988","https://openalex.org/W2098925700","https://openalex.org/W2139947360","https://openalex.org/W4246219036","https://openalex.org/W6631676983"],"related_works":["https://openalex.org/W1940589050","https://openalex.org/W2355721938","https://openalex.org/W2387608311","https://openalex.org/W2973764441","https://openalex.org/W2086248387","https://openalex.org/W2350798290","https://openalex.org/W1542759904","https://openalex.org/W2378658106","https://openalex.org/W2162521625","https://openalex.org/W2000490092"],"abstract_inverted_index":{"The":[0,58],"signal":[1],"processing":[2],"algorithms":[3],"are":[4,39],"typically":[5],"described":[6],"in":[7,16,30,90],"a":[8,45,64],"high-level":[9],"programming":[10],"language.":[11],"In":[12],"data-dominated":[13],"applications,":[14],"particularly":[15,88],"the":[17,22,35,55],"multimedia":[18],"and":[19],"telecommunication":[20],"domains,":[21],"code":[23],"of":[24,32],"these":[25],"behavioral":[26],"specifications":[27],"is":[28,61,75],"organized":[29],"sequences":[31],"loop":[33],"nests;":[34],"main":[36],"data":[37],"structures":[38],"multidimensional":[40,51],"arrays.":[41],"This":[42],"paper":[43],"proposes":[44],"memory":[46,83],"management":[47],"algorithm":[48],"for":[49],"mapping":[50],"signals":[52],"(arrays)":[53],"to":[54,63,81],"physical":[56],"memories.":[57],"proposed":[59],"technique":[60],"well-suited":[62],"dynamic":[65],"multithreading":[66],"implementation,":[67],"which":[68,85],"makes":[69,86],"it":[70,77,87],"computationally":[71],"efficient.":[72],"Another":[73],"advantage":[74],"that":[76],"can":[78],"be":[79],"applied":[80],"multi-layer":[82],"hierarchies,":[84],"useful":[89],"embedded":[91],"systems":[92],"design.":[93]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}