{"id":"https://openalex.org/W2338109267","doi":"https://doi.org/10.1109/lascas.2016.7451051","title":"Performance evaluation of optimized transistor networks built using independent-gate FinFET","display_name":"Performance evaluation of optimized transistor networks built using independent-gate FinFET","publication_year":2016,"publication_date":"2016-02-01","ids":{"openalex":"https://openalex.org/W2338109267","doi":"https://doi.org/10.1109/lascas.2016.7451051","mag":"2338109267"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2016.7451051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2016.7451051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069509950","display_name":"Andr\u00e9s Mauricio Asprilla Vald\u00e9s","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andres M. A. Valdes","raw_affiliation_strings":["PGMicro, UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMicro, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031641596","display_name":"Vinicius N. Possani","orcid":"https://orcid.org/0000-0003-4334-1174"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vinicius Possani","raw_affiliation_strings":["PPGC, Institute of Informatics, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, Institute of Informatics, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["PGMicro, UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMicro, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PGMicro, UFRGS, Porto Alegre, Brazil","PPGC, Institute of Informatics, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMicro, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC, Institute of Informatics, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PGMicro, UFRGS, Porto Alegre, Brazil","PPGC, Institute of Informatics, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMicro, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC, Institute of Informatics, Porto Alegre, Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"227","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6888640522956848},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6087315082550049},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.605172336101532},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5939708948135376},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5690373182296753},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5572620630264282},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4958876073360443},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.47891008853912354},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.47624802589416504},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4591512084007263},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4207743704319},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3622233271598816},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3513045310974121},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24635517597198486},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16436707973480225},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15423312783241272},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08711016178131104}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6888640522956848},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6087315082550049},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.605172336101532},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5939708948135376},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5690373182296753},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5572620630264282},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4958876073360443},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.47891008853912354},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.47624802589416504},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4591512084007263},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4207743704319},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3622233271598816},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3513045310974121},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24635517597198486},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16436707973480225},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15423312783241272},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08711016178131104},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2016.7451051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2016.7451051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1986783084","https://openalex.org/W2012031251","https://openalex.org/W2012616521","https://openalex.org/W2018989845","https://openalex.org/W2045318207","https://openalex.org/W2070786551","https://openalex.org/W2070862897","https://openalex.org/W2077214266","https://openalex.org/W2096562756","https://openalex.org/W2127587406","https://openalex.org/W2135650105","https://openalex.org/W2135818056","https://openalex.org/W2159391795","https://openalex.org/W2167756350","https://openalex.org/W2197416815","https://openalex.org/W6655283212","https://openalex.org/W6687541089"],"related_works":["https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W1941788997","https://openalex.org/W2125567818","https://openalex.org/W1553855433","https://openalex.org/W1827076955","https://openalex.org/W2066280488"],"abstract_inverted_index":{"MOS":[0],"planar":[1],"technology":[2],"has":[3],"been":[4],"used":[5],"in":[6,11,20,64,73,89],"fabrication":[7],"of":[8,38,47,55,77,91,98],"integrated":[9],"circuits":[10],"the":[12,16,21,31,36,41,45,53,74,86,108,118],"last":[13],"decades.":[14],"However,":[15],"short":[17,48],"channel":[18,32,49],"effects":[19],"subthreshold":[22],"operation":[23],"region":[24],"are":[25,113],"becoming":[26],"a":[27],"critical":[28],"restriction":[29],"to":[30,107],"length":[33],"reduction.":[34],"With":[35],"use":[37],"FinFET":[39,51],"devices,":[40],"scaling":[42],"increases":[43],"due":[44],"reduction":[46,66],"effects.":[50],"offers":[52],"possibility":[54],"independent":[56],"gate":[57,104],"controlling":[58],"that":[59],"can":[60],"be":[61],"efficiently":[62],"exploited":[63],"logic":[65,78,103],"(network":[67],"optimization),":[68],"but":[69],"with":[70],"direct":[71],"impact":[72],"electrical":[75,87],"performance":[76],"gates.":[79],"In":[80],"this":[81],"work,":[82],"it":[83],"is":[84],"presented":[85],"analysis":[88],"terms":[90],"signal":[92],"delay":[93],"propagation":[94],"and":[95],"energy":[96],"consumption":[97],"compacted":[99],"transistor":[100],"networks.":[101],"Different":[102],"implementations":[105],"corresponding":[106],"same":[109],"Boolean":[110],"function":[111],"behavior":[112],"compared.":[114],"The":[115],"results":[116],"demonstrate":[117],"existing":[119],"tradeoff":[120],"between":[121],"these":[122],"two":[123],"parameters.":[124]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}