{"id":"https://openalex.org/W1589523059","doi":"https://doi.org/10.1109/lascas.2015.7250477","title":"Dynamically Reconfigurable NoC using a deadlock-free flexible routing algorithm with a low hardware implementation cost","display_name":"Dynamically Reconfigurable NoC using a deadlock-free flexible routing algorithm with a low hardware implementation cost","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1589523059","doi":"https://doi.org/10.1109/lascas.2015.7250477","mag":"1589523059"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047132700","display_name":"Ernesto Cristopher Villegas Castillo","orcid":"https://orcid.org/0009-0005-8586-512X"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ernesto Villegas Castillo","raw_affiliation_strings":["School of Engineering - Electronic Systems Dept., University of Sao Paulo, Brazil","School of Engineering, Electronic Systems Department, University of Sao Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering - Electronic Systems Dept., University of Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]},{"raw_affiliation_string":"School of Engineering, Electronic Systems Department, University of Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045814236","display_name":"Wang Jiang Chau","orcid":"https://orcid.org/0000-0002-3960-4026"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Wang Jiang Chau","raw_affiliation_strings":["School of Engineering - Electronic Systems Dept., University of Sao Paulo, Brazil","School of Engineering, Electronic Systems Department, University of Sao Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering - Electronic Systems Dept., University of Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]},{"raw_affiliation_string":"School of Engineering, Electronic Systems Department, University of Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077753806","display_name":"Gabriele Miorandi","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gabriele Miorandi","raw_affiliation_strings":["Department of Engineering, University of Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Engineering, University of Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["Department of Engineering, University of Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Engineering, University of Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2647,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.40053864,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8224496841430664},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7311811447143555},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.667003870010376},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.631034255027771},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6303812265396118},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.541010320186615},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5015552043914795},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5009281635284424},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.48058390617370605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43741393089294434},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4211190938949585},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41435953974723816},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34119611978530884},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.20539239048957825}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8224496841430664},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7311811447143555},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.667003870010376},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.631034255027771},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6303812265396118},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.541010320186615},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5015552043914795},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5009281635284424},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.48058390617370605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43741393089294434},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4211190938949585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41435953974723816},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34119611978530884},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.20539239048957825},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas.2015.7250477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/2365727","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/2365727","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1989998971","https://openalex.org/W1995086248","https://openalex.org/W2081257032","https://openalex.org/W2097451609","https://openalex.org/W2098151589","https://openalex.org/W2099270794","https://openalex.org/W2113404195","https://openalex.org/W2152099665","https://openalex.org/W2162944278"],"related_works":["https://openalex.org/W397120980","https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W2911482696","https://openalex.org/W2751820975"],"abstract_inverted_index":{"NoC-Based":[0],"Dynamic":[1],"Reconfigurable":[2,29],"Systems":[3],"(DRSs)":[4],"implemented":[5],"over":[6],"FPGA":[7],"devices":[8],"change":[9],"their":[10,48],"configuration":[11],"at":[12],"the":[13,20,25,33,43,63,94,116,119,123],"run":[14],"time":[15,59],"by":[16,129],"re-positioning":[17],"or":[18],"replacing":[19],"existing":[21],"processing":[22],"modules":[23],"into":[24],"network.":[26],"Several":[27,107],"Dynamically":[28],"NoCs":[30],"(DRNoCs)":[31],"in":[32,39,53,68,112,122],"literature,":[34],"propose":[35,78],"adaptive":[36],"routing":[37,64],"algorithms":[38],"order":[40,113],"to":[41,61,114],"handle":[42],"network":[44],"structure":[45],"alteration.":[46],"Nevertheless,":[47],"implementation":[49,92],"cost":[50],"is":[51,140],"severe":[52],"terms":[54],"of":[55,93,118,125],"chip":[56],"area":[57],"and":[58,105,131],"required":[60],"reconfigure":[62],"scheme,":[65],"which":[66],"results":[67],"non":[69],"well-scalable":[70],"solutions":[71],"for":[72,144],"DRSs.":[73],"In":[74,134],"this":[75],"work,":[76],"we":[77,136],"an":[79],"alternative":[80],"DRNoC":[81,127],"approach,":[82],"based":[83],"on":[84],"a":[85,90,126,141],"traditional":[86],"2-D":[87],"mesh,":[88],"using":[89],"logic-based":[91],"Flexible":[95],"Direction":[96],"Order":[97],"Routing":[98],"(FDOR)":[99],"algorithm,":[100],"thus":[101],"inheriting":[102],"its":[103],"simplicity":[104],"deadlock-freedom.":[106],"scenarios":[108],"have":[109],"been":[110],"considered":[111],"prove":[115],"applicability":[117],"FDOR":[120,139],"algorithm":[121],"context":[124],"accompanied":[128],"performance":[130],"synthesis":[132],"results.":[133],"conclusion,":[135],"demonstrate":[137],"that":[138],"suitable":[142],"solution":[143],"DRNoCs.":[145]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}