{"id":"https://openalex.org/W1548726369","doi":"https://doi.org/10.1109/lascas.2015.7250459","title":"Unconventional signal processing architecture for reconfigurable on-chip communication systems","display_name":"Unconventional signal processing architecture for reconfigurable on-chip communication systems","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1548726369","doi":"https://doi.org/10.1109/lascas.2015.7250459","mag":"1548726369"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005263703","display_name":"J. L. Vazquez-Avila","orcid":"https://orcid.org/0000-0002-9654-2431"},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"J. L. Vazquez-Avila","raw_affiliation_strings":["CINVESTAV-IPN Guadalajara Unit","CINVESTAV-IPN Guadalajara Unit, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit, Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009464588","display_name":"Remberto Sandoval-Ar\u00e9chiga","orcid":"https://orcid.org/0000-0002-2129-5667"},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"R. Sandoval-Arechiga","raw_affiliation_strings":["CINVESTAV-IPN Guadalajara Unit","CINVESTAV-IPN Guadalajara Unit, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit, Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059356719","display_name":"B. I. Gea-Garcia","orcid":null},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"B. I. Gea-Garcia","raw_affiliation_strings":["CINVESTAV-IPN Guadalajara Unit","CINVESTAV-IPN Guadalajara Unit, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit, Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022375772","display_name":"R. Parra-Michel","orcid":"https://orcid.org/0000-0003-2327-2482"},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"R. Parra-Michel","raw_affiliation_strings":["CINVESTAV-IPN Guadalajara Unit","CINVESTAV-IPN Guadalajara Unit, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit, Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5098494836","display_name":"Mario-Siller","orcid":null},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Mario-Siller","raw_affiliation_strings":["CINVESTAV-IPN Guadalajara Unit","CINVESTAV-IPN Guadalajara Unit, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"CINVESTAV-IPN Guadalajara Unit, Mexico","institution_ids":["https://openalex.org/I68368234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03365709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7701293230056763},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7057804465293884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.646819531917572},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6243029236793518},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5260303616523743},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49548304080963135},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45746853947639465},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44422805309295654},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4226207733154297},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.34733301401138306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27501392364501953},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19122353196144104},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09065121412277222}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7701293230056763},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7057804465293884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.646819531917572},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6243029236793518},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5260303616523743},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49548304080963135},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45746853947639465},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44422805309295654},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4226207733154297},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.34733301401138306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27501392364501953},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19122353196144104},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09065121412277222},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2015.7250459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1939228150","https://openalex.org/W1963638851","https://openalex.org/W1994222264","https://openalex.org/W2015309039","https://openalex.org/W2048768085","https://openalex.org/W2048911112","https://openalex.org/W2082365376","https://openalex.org/W2087010081","https://openalex.org/W2128944472","https://openalex.org/W2156125870","https://openalex.org/W2169353951","https://openalex.org/W3169463464"],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2379636925","https://openalex.org/W3046508871","https://openalex.org/W2390600871","https://openalex.org/W1927072911","https://openalex.org/W4239668215"],"abstract_inverted_index":{"Algorithms":[0],"for":[1],"digital":[2],"communication":[3],"systems":[4],"can":[5],"be":[6],"represented":[7],"via":[8],"a":[9,49,103,108,113,142,164],"set":[10],"of":[11,21,98,145],"specialized":[12,41],"signal":[13],"processing":[14,28],"(SP)":[15],"blocks.":[16],"Hence,":[17],"in":[18,76],"the":[19,24,27,33,55,77,82,87,96,120,128,134,168],"implementation":[20],"these":[22,36],"algorithms,":[23],"interconnection":[25,79],"among":[26],"blocks":[29],"aggregates":[30],"complexity":[31],"to":[32,60,63,94,102,107,118],"design.":[34],"Usually,":[35],"interconnections":[37],"are":[38],"made":[39],"through":[40],"glue":[42],"logic,":[43],"Point-to-Point":[44],"(P2P)":[45],"interconnections,":[46],"Bus":[47,175],"or":[48,68,106],"Network":[50],"on":[51],"Chip":[52],"(NoC).":[53],"Furthermore,":[54],"communications":[56,70],"industry's":[57],"trend":[58],"is":[59,92,116,137],"move":[61],"forward":[62],"Software":[64],"Defined":[65],"Radio":[66],"(SDR)":[67],"reconfigurable":[69],"SoC,":[71],"which":[72,148],"imposes":[73],"hard":[74],"constrains":[75],"selected":[78],"approach.":[80],"Particularly,":[81],"management":[83,121],"tasks":[84,132],"directly":[85],"influence":[86],"system's":[88],"performance.":[89,154],"Therefore,":[90],"it":[91],"important":[93],"study":[95],"decision":[97],"leaving":[99],"this":[100],"administration":[101],"dedicated":[104],"processor":[105],"general":[109],"purpose":[110],"processor.":[111],"Here,":[112],"NoC-based":[114],"architecture":[115,140],"proposed":[117],"overcome":[119],"problem.":[122],"A":[123],"Feeder-Collector,":[124],"that":[125,160],"takes":[126],"out":[127],"reconfiguration":[129],"and":[130,156,167,176],"managerial":[131],"from":[133],"main":[135],"CPU":[136],"introduced.":[138],"This":[139],"creates":[141],"HW-based":[143],"library":[144],"SP":[146],"functions":[147],"simplifies":[149],"software":[150],"applications,":[151],"without":[152],"sacrificing":[153],"Analytical":[155],"simulation":[157],"results":[158],"show":[159],"our":[161],"proposal":[162],"achieves":[163],"high":[165],"performance":[166],"lowest":[169],"CPU's":[170],"load":[171],"compared":[172],"with":[173],"P2P,":[174],"conventional":[177],"NoC":[178],"interconnections.":[179]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}