{"id":"https://openalex.org/W1497935625","doi":"https://doi.org/10.1109/lascas.2015.7250444","title":"A digitally controlled oscillator for fine-grained local clock generators in MPSoCs","display_name":"A digitally controlled oscillator for fine-grained local clock generators in MPSoCs","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1497935625","doi":"https://doi.org/10.1109/lascas.2015.7250444","mag":"1497935625"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000514085","display_name":"Guilherme Heck","orcid":"https://orcid.org/0000-0001-7515-3843"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Guilherme Heck","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042553884","display_name":"Leandro S. Heck","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leandro S. Heck","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney L. V. Calazans","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Pont\u00edficia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000514085"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.3503,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64254922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6694046854972839},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6370428800582886},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6103566288948059},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5755746960639954},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5715048313140869},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5335536599159241},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4474303424358368},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.44011038541793823},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4336739182472229},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41090402007102966},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4014433026313782},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3388108015060425},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27508580684661865},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23179689049720764},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.18750229477882385},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09418323636054993},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08689552545547485}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6694046854972839},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6370428800582886},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6103566288948059},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5755746960639954},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5715048313140869},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5335536599159241},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4474303424358368},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.44011038541793823},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4336739182472229},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41090402007102966},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4014433026313782},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3388108015060425},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27508580684661865},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23179689049720764},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.18750229477882385},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09418323636054993},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08689552545547485},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lascas.2015.7250444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.716.2422","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.716.2422","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.pucrs.br/%7Ecalazans/publications/2015-LASCAS-DCO.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1566916904","https://openalex.org/W1597620877","https://openalex.org/W1609287256","https://openalex.org/W1998264560","https://openalex.org/W2087678117","https://openalex.org/W2109802452","https://openalex.org/W2113302371","https://openalex.org/W2119616711","https://openalex.org/W2126394559","https://openalex.org/W2135370784","https://openalex.org/W2140063897","https://openalex.org/W2145442218","https://openalex.org/W6622068049","https://openalex.org/W6633800908","https://openalex.org/W6635836536","https://openalex.org/W6678882621"],"related_works":["https://openalex.org/W2125437910","https://openalex.org/W2386103431","https://openalex.org/W1972953980","https://openalex.org/W2224788396","https://openalex.org/W2169618112","https://openalex.org/W4238381000","https://openalex.org/W2151256709","https://openalex.org/W2050988079","https://openalex.org/W2139338465","https://openalex.org/W2915046390"],"abstract_inverted_index":{"The":[0],"evolution":[1],"of":[2,53,72,80],"technology":[3],"into":[4],"deep":[5],"submicron":[6],"domains":[7],"leads":[8],"to":[9,15,23,25,49,112],"increasingly":[10],"complex":[11],"timing":[12],"closure":[13],"problems":[14],"design":[16,71,109],"multiprocessor":[17],"systems.":[18],"One":[19],"natural":[20],"alternative":[21],"is":[22,110],"resort":[24],"the":[26,70,78,81],"globally":[27],"asynchronous,":[28],"locally":[29],"synchronous":[30],"paradigm":[31],"(GALS).":[32],"This":[33,85],"work":[34],"proposes":[35],"a":[36,54,73],"generic":[37],"architecture":[38],"for":[39],"very":[40],"low":[41],"power-":[42],"and":[43,61,97,100,104,115],"area-overhead":[44],"local":[45],"clock":[46,82,102],"generators":[47],"(LCG)":[48],"drive":[50],"individual":[51],"modules":[52],"multiprocessor,":[55],"e.g.":[56],"network":[57],"on":[58],"chip":[59],"routers":[60],"other":[62],"elements.":[63],"As":[64],"main":[65],"original":[66],"contribution":[67],"it":[68],"details":[69],"digitally":[74],"controlled":[75],"oscillator":[76],"(DCO),":[77],"core":[79],"generator":[83],"architecture.":[84],"DCO":[86],"can":[87],"produce":[88],"at":[89],"least":[90],"16":[91],"distinct":[92],"frequencies":[93],"between":[94],"117":[95],"MHz":[96],"1":[98],"GHz":[99],"supports":[101],"gating":[103],"glitch-free":[105],"frequency":[106],"changes.":[107],"Its":[108],"robust":[111],"PVT":[113],"variations":[114],"takes":[116],"less":[117],"than":[118],"1000":[119],"\u00b5m":[120],"<sup":[121],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[122],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[123],".":[124]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}