{"id":"https://openalex.org/W1499391319","doi":"https://doi.org/10.1109/lascas.2015.7250431","title":"An approach to the design of low-jitter differential clock recovery circuits for high performance ADCs","display_name":"An approach to the design of low-jitter differential clock recovery circuits for high performance ADCs","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1499391319","doi":"https://doi.org/10.1109/lascas.2015.7250431","mag":"1499391319"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Nunez","raw_affiliation_strings":["IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio J. Gines","raw_affiliation_strings":["IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo J. Peralias","raw_affiliation_strings":["IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adoracion Rueda","raw_affiliation_strings":["IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM (CSIC/Universidad de Sevilla), Instituto de Microelectr\u00f3nica de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Av. Am\u00e9rico Vespucio s/n 41092, (Spain)","institution_ids":["https://openalex.org/I134820265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1986,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73428602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"an 756","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9053323268890381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6267459392547607},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6260636448860168},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5824829339981079},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5046287775039673},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4975142776966095},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4505947530269623},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23870337009429932},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20034551620483398},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1675468385219574},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06730803847312927}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9053323268890381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6267459392547607},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6260636448860168},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5824829339981079},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5046287775039673},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4975142776966095},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4505947530269623},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23870337009429932},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20034551620483398},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1675468385219574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06730803847312927},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2015.7250431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1978059276","https://openalex.org/W1991608775","https://openalex.org/W2092437146","https://openalex.org/W2546613821","https://openalex.org/W6728942832"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2070694218"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,31,49,86],"design":[4,45,50,88],"methodology":[5],"for":[6,22,60],"the":[7,44,56],"simultaneous":[8],"optimization":[9],"of":[10,34,41],"jitter":[11,17,94],"and":[12,64,77,109],"power":[13],"consumption":[14],"in":[15,98],"ultra-low":[16],"clock":[18,95],"recovery":[19,96],"circuits":[20,97],"(rms)":[21],"high-performance":[23],"ADCs.":[24],"The":[25,68],"key":[26],"idea":[27],"is":[28],"twofold:":[29],"a)":[30],"smart":[32],"parameterization":[33],"transistor":[35],"sizes":[36],"to":[37,84],"have":[38],"smooth":[39],"dependence":[40],"specifications":[42],"on":[43],"variables,":[46],"b)":[47],"performing":[48],"space":[51,89],"sub-sampling":[52],"which":[53,71],"allows":[54],"capturing":[55],"whole":[57],"circuit":[58],"performance":[59],"reducing":[61],"computation":[62],"resources":[63],"time":[65],"during":[66],"optimization.":[67],"proposed":[69],"methodology,":[70],"can":[72],"easily":[73],"incorporate":[74],"process":[75],"voltage":[76],"temperature":[78],"(PVT)":[79],"variations,":[80],"has":[81],"been":[82],"used":[83],"perform":[85],"systematic":[87],"exploration":[90],"that":[91],"provides":[92],"sub-100fs":[93],"two":[99],"CMOS":[100],"commercial":[101],"processes":[102],"at":[103],"different":[104],"technological":[105],"nodes":[106],"(1.8V":[107],"0.18\u03bcm":[108],"1.2V":[110],"90nm).":[111]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}