{"id":"https://openalex.org/W1485011107","doi":"https://doi.org/10.1109/lascas.2015.7250428","title":"A 0.55-V 1-GHz frequency synthesizer PLL for ultra-low-voltage ultra-low-power applications","display_name":"A 0.55-V 1-GHz frequency synthesizer PLL for ultra-low-voltage ultra-low-power applications","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1485011107","doi":"https://doi.org/10.1109/lascas.2015.7250428","mag":"1485011107"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059276265","display_name":"Omar Abdelfattah","orcid":"https://orcid.org/0000-0001-8025-9212"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Omar Abdelfattah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","[Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110036129","display_name":"I. Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ishiang Shih","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","[Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","[Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113513339","display_name":"Yi-Chi Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi-Chi Shih","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA","Electrical Engineering Department, University of California, Los Angeles,,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles,,USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"49","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9164711833000183},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8599013090133667},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7087686061859131},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7082318663597107},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6700237989425659},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6076490879058838},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5977690815925598},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5070757865905762},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.49513259530067444},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.4888145625591278},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.45674413442611694},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4518123269081116},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.43269816040992737},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4325553774833679},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.42914527654647827},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.40056273341178894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3370899558067322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2628370523452759},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.15014037489891052},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.06683036684989929}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9164711833000183},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8599013090133667},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7087686061859131},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7082318663597107},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6700237989425659},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6076490879058838},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5977690815925598},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5070757865905762},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.49513259530067444},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.4888145625591278},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45674413442611694},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4518123269081116},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.43269816040992737},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4325553774833679},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.42914527654647827},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.40056273341178894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3370899558067322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2628370523452759},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.15014037489891052},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.06683036684989929},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2015.7250428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1488741500","https://openalex.org/W2032875568","https://openalex.org/W2041777739","https://openalex.org/W2059076108","https://openalex.org/W2074801563","https://openalex.org/W2096146488","https://openalex.org/W2102596261","https://openalex.org/W2103309731","https://openalex.org/W2126783696","https://openalex.org/W2135143797","https://openalex.org/W2137093199","https://openalex.org/W2142069748","https://openalex.org/W2143499908","https://openalex.org/W2155870661","https://openalex.org/W2158681168","https://openalex.org/W2168425640","https://openalex.org/W2169669917","https://openalex.org/W6684506891"],"related_works":["https://openalex.org/W2350996794","https://openalex.org/W2080515223","https://openalex.org/W2257860049","https://openalex.org/W2169882863","https://openalex.org/W2367423162","https://openalex.org/W2371029054","https://openalex.org/W2117464479","https://openalex.org/W2354363284","https://openalex.org/W2370714826","https://openalex.org/W2370071821"],"abstract_inverted_index":{"An":[0],"ultra-low-voltage":[1],"ultra-low-power":[2],"frequency":[3,56],"synthesizer":[4],"phase-locked":[5],"loop":[6],"(PLL)":[7],"is":[8,59,71,90],"presented.":[9],"The":[10,55,84],"presented":[11],"PLL":[12,38,89],"utilizes":[13],"different":[14],"low-voltage":[15],"techniques":[16],"to":[17,63],"allow":[18],"operation":[19],"at":[20,74,94],"high":[21],"speed":[22],"while":[23,66],"operating":[24,57],"from":[25,60,78],"a":[26,40,79],"0.55":[27],"V":[28],"power":[29],"supply.":[30],"Fabricated":[31],"in":[32],"65":[33],"nm":[34],"CMOS":[35],"technology,":[36],"the":[37,67,88],"occupies":[39],"silicon":[41],"area":[42],"of":[43,87],"1.2":[44,80,95],"mm":[45],"<sup":[46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[48],"and":[49],"consumes":[50],"3":[51],"mW":[52],"dc":[53],"power.":[54],"range":[58],"860":[61],"MHz":[62,76],"1.22":[64],"GHz,":[65],"measured":[68,93],"phase":[69],"noise":[70],"-107":[72],"dBc/Hz":[73],"1":[75],"offset":[77],"GHz":[81,96],"carrier":[82],"frequency.":[83],"rms":[85],"jitter":[86],"6.1":[91],"ps,":[92],"carrier.":[97]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}