{"id":"https://openalex.org/W1531130188","doi":"https://doi.org/10.1109/lascas.2015.7250420","title":"A design methodology using flip-flops controlled by PVT variation detection","display_name":"A design methodology using flip-flops controlled by PVT variation detection","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1531130188","doi":"https://doi.org/10.1109/lascas.2015.7250420","mag":"1531130188"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000511492","display_name":"Alexandro Giron-Allende","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Alexandro Giron-Allende","raw_affiliation_strings":["Freescale Semiconductor, Guadalajara, Mexico","Freescale Semiconductor, Guadalajara, Mexico#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Guadalajara, Mexico","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Guadalajara, Mexico#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049780346","display_name":"Victor Avenda\u00f1o","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Victor Avendano","raw_affiliation_strings":["Freescale Semiconductor, Guadalajara, Mexico","Freescale Semiconductor, Guadalajara, Mexico#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Guadalajara, Mexico","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Guadalajara, Mexico#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109661490","display_name":"Esteban Mart\u00ednez-Guerrero","orcid":null},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]},{"id":"https://openalex.org/I113686770","display_name":"Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente","ror":"https://ror.org/00cwp6m07","country_code":"MX","type":"education","lineage":["https://openalex.org/I113686770"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Esteban Martinez-Guerrero","raw_affiliation_strings":["Department of Electronics Systems and Informatics, ITESO-The Jesuit University of Guadalajara, Guadalajara, Mexico","Department of Electronics Systems and Informatics ITESO-The Jesuit University of Guadalajara, 45604, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Systems and Informatics, ITESO-The Jesuit University of Guadalajara, Guadalajara, Mexico","institution_ids":["https://openalex.org/I113686770","https://openalex.org/I193181351"]},{"raw_affiliation_string":"Department of Electronics Systems and Informatics ITESO-The Jesuit University of Guadalajara, 45604, Mexico","institution_ids":["https://openalex.org/I193181351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000511492"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.02283673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6983015537261963},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.6625956296920776},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6406059861183167},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6269078850746155},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.615270733833313},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6084920167922974},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5777638554573059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5776777863502502},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5233451724052429},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5038840174674988},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4424203038215637},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4379657506942749},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.41941037774086},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4116593301296234},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3886526823043823},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28191232681274414},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2389882206916809},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17533156275749207},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11561310291290283}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6983015537261963},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.6625956296920776},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6406059861183167},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6269078850746155},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.615270733833313},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6084920167922974},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5777638554573059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5776777863502502},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5233451724052429},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5038840174674988},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4424203038215637},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4379657506942749},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.41941037774086},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4116593301296234},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3886526823043823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28191232681274414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2389882206916809},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17533156275749207},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11561310291290283},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2015.7250420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1971528709","https://openalex.org/W2004219286","https://openalex.org/W2063862000","https://openalex.org/W2064061343","https://openalex.org/W2069217703","https://openalex.org/W2086447087","https://openalex.org/W2122502313","https://openalex.org/W2156640922"],"related_works":["https://openalex.org/W1875253360","https://openalex.org/W1941494887","https://openalex.org/W2016588894","https://openalex.org/W2002083281","https://openalex.org/W2001367385","https://openalex.org/W2161728008","https://openalex.org/W2550933704","https://openalex.org/W1995138381","https://openalex.org/W2145822939","https://openalex.org/W2782993106","https://openalex.org/W1597848729","https://openalex.org/W2800286366","https://openalex.org/W2138682223","https://openalex.org/W2186975357","https://openalex.org/W2119846974","https://openalex.org/W2772001579","https://openalex.org/W2012947974","https://openalex.org/W2016417742","https://openalex.org/W2077083903","https://openalex.org/W3024792827"],"abstract_inverted_index":{"A":[0],"design":[1],"methodology":[2],"for":[3],"sequential":[4],"logic":[5],"circuits":[6],"using":[7,29],"controllable":[8],"flip-flops":[9],"is":[10,19,44,60,76,86],"proposed.":[11],"The":[12,57,114],"flip-flop":[13,84,116],"setup":[14,32,91],"time":[15,33,92],"and":[16,25,34,93,117,122],"propagation":[17,64,74,95],"delay":[18,35,65,75],"controlled":[20],"with":[21],"a":[22,125],"process,":[23],"voltage":[24],"temperature":[26],"(PVT)":[27],"detector":[28,59,119],"an":[30,70],"additional":[31],"control":[36,109],"(SDC)":[37],"input.":[38],"With":[39],"this":[40],"SDC":[41,83,108],"enable,":[42],"it":[43],"possible":[45],"to":[46,88],"enhance":[47],"the":[48,63,73,79,82,98,104,107],"circuit":[49],"timing":[50],"performance":[51],"when":[52],"PVT":[53,58,99,118],"variations":[54],"are":[55,101,120],"detected.":[56],"based":[61],"in":[62,72,78,124],"of":[66],"digital":[67,80],"buffers.":[68],"When":[69,97],"increase":[71],"detected":[77],"logic,":[81],"input":[85],"enabled":[87],"reduce":[89],"its":[90],"Clk-Q":[94],"delay.":[96],"conditions":[100],"maintained":[102],"under":[103],"selected":[105],"threshold,":[106],"remains":[110],"disabled,":[111],"saving":[112],"power.":[113],"proposed":[115],"designed":[121],"characterized":[123],"TSMC":[126],"28":[127],"nm":[128],"bulk":[129],"CMOS":[130],"technology.":[131]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}