{"id":"https://openalex.org/W1487415935","doi":"https://doi.org/10.1109/lascas.2015.7250408","title":"An FPGA-based time-domain frequency shifter with application to LTE and LTE-A systems","display_name":"An FPGA-based time-domain frequency shifter with application to LTE and LTE-A systems","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1487415935","doi":"https://doi.org/10.1109/lascas.2015.7250408","mag":"1487415935"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2015.7250408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250408","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017715993","display_name":"Felipe A. P. de Figueiredo","orcid":"https://orcid.org/0000-0002-2167-7286"},"institutions":[{"id":"https://openalex.org/I4210090141","display_name":"Centre for Research and Development in Telecommunications (Brazil)","ror":"https://ror.org/00ej99c12","country_code":"BR","type":"company","lineage":["https://openalex.org/I4210090141"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Felipe A. P. Figueiredo","raw_affiliation_strings":["Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil"],"affiliations":[{"raw_affiliation_string":"Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil","institution_ids":["https://openalex.org/I4210090141"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070939631","display_name":"Fabiano Mathilde","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090141","display_name":"Centre for Research and Development in Telecommunications (Brazil)","ror":"https://ror.org/00ej99c12","country_code":"BR","type":"company","lineage":["https://openalex.org/I4210090141"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabiano S. Mathilde","raw_affiliation_strings":["Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil"],"affiliations":[{"raw_affiliation_string":"Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil","institution_ids":["https://openalex.org/I4210090141"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064126342","display_name":"Fabr\u00edcio L. Figueiredo","orcid":"https://orcid.org/0000-0002-8922-7337"},"institutions":[{"id":"https://openalex.org/I4210090141","display_name":"Centre for Research and Development in Telecommunications (Brazil)","ror":"https://ror.org/00ej99c12","country_code":"BR","type":"company","lineage":["https://openalex.org/I4210090141"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabricio L. Figueiredo","raw_affiliation_strings":["Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil"],"affiliations":[{"raw_affiliation_string":"Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil","institution_ids":["https://openalex.org/I4210090141"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102993182","display_name":"Fabbryccio A. C. M. Cardoso","orcid":"https://orcid.org/0000-0002-4995-7685"},"institutions":[{"id":"https://openalex.org/I4210090141","display_name":"Centre for Research and Development in Telecommunications (Brazil)","ror":"https://ror.org/00ej99c12","country_code":"BR","type":"company","lineage":["https://openalex.org/I4210090141"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabbryccio A. C. M. Cardoso","raw_affiliation_strings":["Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil"],"affiliations":[{"raw_affiliation_string":"Centre for Research and Development in Telecommunications (CPqD), Campinas/SP, Brazil","institution_ids":["https://openalex.org/I4210090141"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017715993"],"corresponding_institution_ids":["https://openalex.org/I4210090141"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.01632308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8176528215408325},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7598667144775391},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6933472156524658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6796271800994873},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.596017599105835},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5952373147010803},{"id":"https://openalex.org/keywords/term","display_name":"Term (time)","score":0.5016329288482666},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.4790828824043274},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4784543514251709},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.4778677821159363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46949508786201477},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4623353183269501},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.45295748114585876},{"id":"https://openalex.org/keywords/lte-advanced","display_name":"LTE Advanced","score":0.41411495208740234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37701615691185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35721907019615173},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3526105284690857},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3377886712551117},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31943249702453613},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30559512972831726},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16898521780967712},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.152060866355896},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12843158841133118},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12468436360359192},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.11424615979194641}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8176528215408325},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7598667144775391},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6933472156524658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6796271800994873},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.596017599105835},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5952373147010803},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.5016329288482666},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.4790828824043274},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4784543514251709},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4778677821159363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46949508786201477},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4623353183269501},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.45295748114585876},{"id":"https://openalex.org/C17652562","wikidata":"https://www.wikidata.org/wiki/Q1345402","display_name":"LTE Advanced","level":3,"score":0.41411495208740234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37701615691185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35721907019615173},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3526105284690857},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3377886712551117},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31943249702453613},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30559512972831726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16898521780967712},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.152060866355896},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12843158841133118},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12468436360359192},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11424615979194641},{"id":"https://openalex.org/C138660444","wikidata":"https://www.wikidata.org/wiki/Q5607897","display_name":"Telecommunications link","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2015.7250408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2015.7250408","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 6th Latin American Symposium on Circuits &amp; Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324266","display_name":"Fundo para o Desenvolvimento Tecnol\u00f3gico das Telecomunica\u00e7\u00f5es","ror":"https://ror.org/041s2dw89"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W639090847","https://openalex.org/W1490674876","https://openalex.org/W2045622800","https://openalex.org/W2130080747","https://openalex.org/W2138706041","https://openalex.org/W3188818167","https://openalex.org/W4293263215"],"related_works":["https://openalex.org/W2534453537","https://openalex.org/W2125609625","https://openalex.org/W2151236218","https://openalex.org/W4234601000","https://openalex.org/W2477477398","https://openalex.org/W2197466303","https://openalex.org/W2254425074","https://openalex.org/W1512285683","https://openalex.org/W2118828191","https://openalex.org/W1573963325"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,7],"hardware":[4],"architecture":[5,34],"and":[6,14,27,59],"corresponding":[8],"implementation":[9],"details":[10],"of":[11],"a":[12,39,55],"configurable":[13],"optimized":[15],"FPGA-based":[16],"time-domain":[17],"frequency":[18],"shifter":[19],"with":[20],"application":[21],"to":[22],"Long":[23,28],"Term":[24,29],"Evolution":[25],"(LTE)":[26],"Evolution-Advanced":[30],"(LTE-A)":[31],"systems.":[32],"The":[33],"is":[35,46],"mainly":[36],"based":[37],"on":[38],"customized":[40],"Numerically":[41],"Controlled":[42],"Oscillator":[43],"(NCO)":[44],"that":[45],"used":[47],"for":[48],"generating":[49],"complex":[50],"exponentials":[51],"employing":[52],"only":[53],"adders,":[54],"Look-Up":[56],"Table":[57],"(LUT)":[58],"plain":[60],"logic":[61],"resources.":[62]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}
