{"id":"https://openalex.org/W2053048395","doi":"https://doi.org/10.1109/lascas.2014.6820308","title":"Configurable hardware design for the HEVC-based Adaptive Loop Filter","display_name":"Configurable hardware design for the HEVC-based Adaptive Loop Filter","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2053048395","doi":"https://doi.org/10.1109/lascas.2014.6820308","mag":"2053048395"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2014.6820308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2014.6820308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033532286","display_name":"Ruhan Concei\u00e7\u00e3o","orcid":"https://orcid.org/0000-0002-3975-2838"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ruhan Conceicao","raw_affiliation_strings":["Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090919078","display_name":"Fabiane Rediess","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabiane Rediess","raw_affiliation_strings":["Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits \u2013 GACI, Federal University of Pelotas \u2013 UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas - UFPel, Group of Architectures and Integrated Circuits - GACI, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5033532286"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.2911,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56140046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9740049839019775},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7631750106811523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.719440221786499},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5630396604537964},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5314746499061584},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5286831259727478},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5220213532447815},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5200045704841614},{"id":"https://openalex.org/keywords/deblocking-filter","display_name":"Deblocking filter","score":0.5128810405731201},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47844648361206055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4665173292160034},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.453782320022583},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4523324966430664},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.4503275156021118},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.4253818988800049},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32873058319091797},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.21551740169525146},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20068508386611938},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.1921902894973755},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14767372608184814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1280442476272583},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10252952575683594}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9740049839019775},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7631750106811523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.719440221786499},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5630396604537964},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5314746499061584},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5286831259727478},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5220213532447815},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5200045704841614},{"id":"https://openalex.org/C143184774","wikidata":"https://www.wikidata.org/wiki/Q3020846","display_name":"Deblocking filter","level":2,"score":0.5128810405731201},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47844648361206055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4665173292160034},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.453782320022583},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4523324966430664},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.4503275156021118},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.4253818988800049},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32873058319091797},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.21551740169525146},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20068508386611938},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.1921902894973755},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14767372608184814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1280442476272583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10252952575683594},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2014.6820308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2014.6820308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1989482387","https://openalex.org/W2064674198","https://openalex.org/W2092796183"],"related_works":["https://openalex.org/W2005144850","https://openalex.org/W1972831055","https://openalex.org/W2143521207","https://openalex.org/W2944292351","https://openalex.org/W2004793181","https://openalex.org/W4231195211","https://openalex.org/W2096801263","https://openalex.org/W2053048395","https://openalex.org/W2218888276","https://openalex.org/W2125591518"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2,11,48,108],"focused":[3],"on":[4],"the":[5,15,22,26,44,105,118],"Adaptive":[6],"Loop":[7],"Filter":[8],"(ALF)":[9],"which":[10,47],"responsible":[12],"to":[13,50,69,91,110],"reduce":[14],"distortion":[16],"between":[17],"an":[18],"original":[19],"image":[20,24],"and":[21,57,95],"encoded":[23],"during":[25],"video":[27,76],"coding":[28],"process":[29,51,70,88,111],"by":[30],"fixing":[31],"artifacts":[32],"from":[33],"previous":[34],"stages.":[35],"It":[36],"was":[37,67,89],"proposed":[38],"a":[39],"novel":[40],"hardware":[41,60],"design":[42,66],"for":[43],"ALF":[45,53],"core":[46],"capable":[49,109],"all":[52],"sizes":[54],"(5\u00d75,":[55],"7\u00d77":[56],"9\u00d79),":[58],"saving":[59],"resources":[61],"consumption":[62],"through":[63],"reuse.":[64],"The":[65,86,100],"planned":[68],"QFHD":[71,113],"(3840":[72],"\u00d7":[73],"2160":[74],"pixels)":[75],"sequences":[77],"in":[78],"real":[79],"time":[80],"at":[81],"30":[82],"frames":[83,114],"per":[84,115],"second.":[85],"synthesis":[87,101],"targeted":[90],"Altera":[92],"Cyclone":[93],"II":[94],"Stratix":[96,119],"V":[97,120],"FPGA":[98],"devices.":[99],"results":[102],"show":[103],"that":[104],"designed":[106],"architecture":[107],"33":[112],"second,":[116],"considering":[117],"implementation.":[121]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}