{"id":"https://openalex.org/W2052610149","doi":"https://doi.org/10.1109/lascas.2014.6820278","title":"Dynamic gate-level body biasing for subthreshold digital design","display_name":"Dynamic gate-level body biasing for subthreshold digital design","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2052610149","doi":"https://doi.org/10.1109/lascas.2014.6820278","mag":"2052610149"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2014.6820278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2014.6820278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004107991","display_name":"Ramiro Taco","orcid":"https://orcid.org/0000-0003-3046-2364"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ramiro Taco","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009393412","display_name":"Domenico Albano","orcid":"https://orcid.org/0000-0001-7989-9861"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Domenico Albano","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8281193971633911},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7197890877723694},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7139923572540283},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6398867964744568},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6291707158088684},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6072112917900085},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.598577082157135},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5535941123962402},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5275739431381226},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5104926824569702},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4850406050682068},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.47961366176605225},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45840126276016235},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4493456780910492},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4303135871887207},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37328577041625977},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.30811217427253723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23625168204307556}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8281193971633911},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7197890877723694},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7139923572540283},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6398867964744568},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6291707158088684},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6072112917900085},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.598577082157135},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5535941123962402},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5275739431381226},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5104926824569702},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4850406050682068},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.47961366176605225},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45840126276016235},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4493456780910492},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4303135871887207},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37328577041625977},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.30811217427253723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23625168204307556},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2014.6820278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2014.6820278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1496213896","https://openalex.org/W1607087355","https://openalex.org/W1965484872","https://openalex.org/W1974982221","https://openalex.org/W2017216250","https://openalex.org/W2066324432","https://openalex.org/W2067268336","https://openalex.org/W2082007216","https://openalex.org/W2101610528","https://openalex.org/W2133256259","https://openalex.org/W2159448561","https://openalex.org/W2168156204","https://openalex.org/W6671053887"],"related_works":["https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W1496213896","https://openalex.org/W4361799621","https://openalex.org/W4226211266","https://openalex.org/W1017999001","https://openalex.org/W4295177619","https://openalex.org/W188762367","https://openalex.org/W2109857948","https://openalex.org/W3165307257"],"abstract_inverted_index":{"Dynamic":[0],"gate-level":[1],"body":[2,23],"biasing":[3,24],"has":[4],"been":[5],"recently":[6],"proposed":[7,62],"as":[8],"an":[9],"alternative":[10],"design":[11,67],"methodology":[12],"for":[13],"subthreshold":[14],"logic":[15,29],"gates.":[16],"According":[17],"to":[18,33,66],"this":[19,59],"approach,":[20],"a":[21,68,76],"simple":[22],"circuit,":[25],"embedded":[26],"in":[27,75],"the":[28,36,42,45,61,81,102],"gate,":[30],"is":[31,64,84,98],"exploited":[32,65],"change":[34],"dynamically":[35],"threshold":[37],"voltage":[38,70],"of":[39,44],"transistors":[40],"on":[41],"basis":[43],"gate":[46,51],"status.":[47],"This":[48,97],"allows":[49],"fast":[50],"switching,":[52],"while":[53,100],"maintaining":[54,101],"high":[55],"energy":[56,105],"efficiency.":[57],"In":[58],"work,":[60],"technique":[63],"low":[69],"mirror":[71],"full-adder.":[72],"When":[73],"implemented":[74],"45":[77],"nm":[78],"commercial":[79],"technology,":[80],"designed":[82],"circuit":[83],"2":[85],"and":[86,94,109,113],"1.3":[87],"times":[88],"faster":[89],"than":[90],"its":[91],"standard":[92],"CMOS":[93],"DTMOS":[95],"counterparts.":[96],"achieved":[99],"lowest":[103],"total":[104],"per":[106],"operation":[107],"consumption":[108],"robustness":[110],"against":[111],"temperature":[112],"process":[114],"variations.":[115]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}