{"id":"https://openalex.org/W2050447126","doi":"https://doi.org/10.1109/lascas.2014.6820272","title":"Using FPGAs to implement asynchronous pipelines","display_name":"Using FPGAs to implement asynchronous pipelines","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2050447126","doi":"https://doi.org/10.1109/lascas.2014.6820272","mag":"2050447126"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2014.6820272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2014.6820272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009078527","display_name":"Duarte L. Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Duarte L. Oliveira","raw_affiliation_strings":["Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica, ITA-IEEA","Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica - ITA - IEEA"],"affiliations":[{"raw_affiliation_string":"Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica, ITA-IEEA","institution_ids":["https://openalex.org/I107428990"]},{"raw_affiliation_string":"Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica - ITA - IEEA","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027799000","display_name":"Kledermon Garcia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123805","display_name":"Instituto de Aeron\u00e1utica e Espa\u00e7o","ror":"https://ror.org/025n1fp68","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210123805"]},{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Kledermon Garcia","raw_affiliation_strings":["Divis\u00e3o de Sistemas Aeron\u00e1uticos do Instituto de Aeron\u00e1utica e Espa\u00e7o, IAE-CTA","Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica - ITA - IEEA"],"affiliations":[{"raw_affiliation_string":"Divis\u00e3o de Sistemas Aeron\u00e1uticos do Instituto de Aeron\u00e1utica e Espa\u00e7o, IAE-CTA","institution_ids":["https://openalex.org/I4210123805"]},{"raw_affiliation_string":"Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica - ITA - IEEA","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022120737","display_name":"Roberto d\u2019Amore","orcid":"https://orcid.org/0000-0002-3456-0036"},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Roberto d'Amore","raw_affiliation_strings":["Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica, ITA-IEEA","Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica - ITA - IEEA"],"affiliations":[{"raw_affiliation_string":"Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica, ITA-IEEA","institution_ids":["https://openalex.org/I107428990"]},{"raw_affiliation_string":"Divis\u00e3o de Engenharia Eletr\u00f4nica do Instituto Tecnol\u00f3gico de Aeron\u00e1utica - ITA - IEEA","institution_ids":["https://openalex.org/I107428990"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009078527"],"corresponding_institution_ids":["https://openalex.org/I107428990"],"apc_list":null,"apc_paid":null,"fwci":1.0467,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.8024605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.829873263835907},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7992153167724609},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7668101787567139},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6561069488525391},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6011763215065002},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6008586883544922},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.5477525591850281},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5332509875297546},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5075868368148804},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4830392003059387},{"id":"https://openalex.org/keywords/simplicity","display_name":"Simplicity","score":0.45355895161628723},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13936230540275574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1301509439945221},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11195763945579529},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09663411974906921},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07731997966766357}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.829873263835907},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7992153167724609},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7668101787567139},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6561069488525391},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6011763215065002},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6008586883544922},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.5477525591850281},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5332509875297546},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5075868368148804},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4830392003059387},{"id":"https://openalex.org/C2776372474","wikidata":"https://www.wikidata.org/wiki/Q508291","display_name":"Simplicity","level":2,"score":0.45355895161628723},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13936230540275574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1301509439945221},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11195763945579529},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09663411974906921},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07731997966766357},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2014.6820272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2014.6820272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1484446818","https://openalex.org/W1506034564","https://openalex.org/W1554812212","https://openalex.org/W1577323490","https://openalex.org/W1726603752","https://openalex.org/W1998380797","https://openalex.org/W2024688528","https://openalex.org/W2030398281","https://openalex.org/W2049443371","https://openalex.org/W2092892712","https://openalex.org/W2103413444","https://openalex.org/W2111139814","https://openalex.org/W2111489015","https://openalex.org/W2127320223","https://openalex.org/W2160160584","https://openalex.org/W2166006610","https://openalex.org/W2178247634","https://openalex.org/W2487142227","https://openalex.org/W2554925461","https://openalex.org/W4231905827","https://openalex.org/W4250179167","https://openalex.org/W4298011152"],"related_works":["https://openalex.org/W2279224052","https://openalex.org/W4312516786","https://openalex.org/W1522087158","https://openalex.org/W2362759320","https://openalex.org/W2770353918","https://openalex.org/W304800142","https://openalex.org/W1647623034","https://openalex.org/W2388325543","https://openalex.org/W2129978639","https://openalex.org/W2162490878"],"abstract_inverted_index":{"The":[0],"asynchronous":[1,60],"paradigm":[2,26],"has":[3,27],"interesting":[4],"features":[5],"due":[6,43],"to":[7,44,58],"the":[8,11,20,32,36,45,79,97,100],"lack":[9],"of":[10,22,47,99],"clock":[12],"signal":[13],"and":[14,89],"it":[15],"is":[16,35],"another":[17],"option":[18],"for":[19,40],"project":[21],"digital":[23,61],"systems.":[24],"This":[25],"several":[28],"design":[29],"styles,":[30],"where":[31],"micropipeline":[33,65],"style":[34],"most":[37],"suitable":[38],"one":[39],"FPGA":[41],"platforms,":[42],"simplicity":[46],"its":[48],"control.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53,76],"propose":[54],"a":[55,73,83,90],"pipeline":[56],"architecture":[57,81,102],"implement":[59],"systems,":[62],"in":[63,86,93],"bundled-data":[64],"style,":[66],"considering":[67],"FPGAs":[68],"as":[69],"target":[70],"devices.":[71],"Through":[72],"case":[74],"study,":[75],"show":[77],"that":[78],"proposed":[80],"presents":[82],"29%":[84],"decrease":[85],"latency":[87],"time":[88],"13%":[91],"increase":[92],"throughput,":[94],"compared":[95],"with":[96],"state":[98],"art":[101],"MOUSETRAP.":[103]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}