{"id":"https://openalex.org/W2014867538","doi":"https://doi.org/10.1109/lascas.2013.6519064","title":"Design of a massively parallel computing architecture for dense matrix multiplication","display_name":"Design of a massively parallel computing architecture for dense matrix multiplication","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2014867538","doi":"https://doi.org/10.1109/lascas.2013.6519064","mag":"2014867538"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2013.6519064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2013.6519064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066789586","display_name":"Wilson Jos\u00e9","orcid":"https://orcid.org/0000-0003-1244-7224"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"W. Jose","raw_affiliation_strings":["INESC-ID, Lisbon, Portugal","INESC\u2010ID  Lisbon Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC\u2010ID  Lisbon Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039458929","display_name":"A. R. Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. R. Silva","raw_affiliation_strings":["INESC-ID, Lisbon, Portugal","INESC\u2010ID  Lisbon Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC\u2010ID  Lisbon Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003178960","display_name":"M\u00e1rio V\u00e9stias","orcid":"https://orcid.org/0000-0001-8556-4507"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M. Vestias","raw_affiliation_strings":["INESC-ID/ISEL/IPL, Lisbon, Portugal","ISEL/IPL, INESC-ID, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID/ISEL/IPL, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"ISEL/IPL, INESC-ID, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062555847","display_name":"Hor\u00e1cio C. Neto","orcid":"https://orcid.org/0000-0002-3621-8322"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4210154254","display_name":"Instituto Superior de Tecnologias Avan\u00e7adas","ror":"https://ror.org/04hzbg791","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210154254"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"H. Neto","raw_affiliation_strings":["INESC-ID/IST/UTL, Lisbon, Portugal","IST, UTL, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID/IST/UTL, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"IST, UTL, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210154254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10568548,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7862523794174194},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.7839237451553345},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7832706570625305},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6588727235794067},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6312751173973083},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.561524510383606},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5329537987709045},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.5327479839324951},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4518328905105591},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.41011083126068115},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3346117436885834},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08975619077682495},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08871868252754211}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7862523794174194},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.7839237451553345},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7832706570625305},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6588727235794067},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6312751173973083},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.561524510383606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5329537987709045},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.5327479839324951},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4518328905105591},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.41011083126068115},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3346117436885834},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08975619077682495},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08871868252754211},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2013.6519064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2013.6519064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2056882228","https://openalex.org/W2061624656","https://openalex.org/W2073061372","https://openalex.org/W2084379367","https://openalex.org/W2100327879","https://openalex.org/W2132367502","https://openalex.org/W2148740615","https://openalex.org/W2159535674","https://openalex.org/W2159747318"],"related_works":["https://openalex.org/W3099313426","https://openalex.org/W4287593139","https://openalex.org/W752783541","https://openalex.org/W1506547947","https://openalex.org/W2167527468","https://openalex.org/W2995605830","https://openalex.org/W4206811032","https://openalex.org/W2086123442","https://openalex.org/W2596457687","https://openalex.org/W3212757063"],"abstract_inverted_index":{"Transistor":[0],"density":[1],"made":[2],"possible":[3],"the":[4,54,62,65,69,83,87,92,99],"design":[5,44],"of":[6,12,24,53,64,76,106],"massively":[7],"parallel":[8],"architectures":[9,19],"with":[10,20,26,49,124],"hundreds":[11],"cores":[13,25],"on":[14,86],"a":[15,40,50,73,77,112,121],"single":[16],"chip.":[17],"Designing":[18],"such":[21],"high":[22],"number":[23],"efficient":[27,110],"performance/area":[28,109],"or":[29],"power":[30],"ratios":[31],"is":[32,102],"very":[33],"challenging.":[34],"In":[35],"this":[36],"paper":[37],"we":[38,71],"take":[39],"different":[41],"approach":[42,70],"to":[43],"many-core":[45],"architectures.":[46],"We":[47],"start":[48],"formal":[51],"analysis":[52,75],"algorithms":[55],"considering":[56],"architectural":[57],"aspects,":[58],"and":[59,90],"then":[60],"decide":[61],"structure":[63],"architecture.":[66],"To":[67],"exemplify":[68],"did":[72],"theoretical":[74,88],"dense":[78],"matrix":[79],"multiplication":[80],"algorithm,":[81],"implemented":[82],"architecture":[84,101],"based":[85],"model":[89],"simulated":[91],"system":[93],"in":[94,120],"SystemC.":[95],"Results":[96],"indicate":[97],"that":[98],"proposed":[100],"near":[103,117],"two":[104],"orders":[105],"magnitude":[107],"more":[108],"than":[111],"cutting-edge":[113],"general-purpose":[114],"processor":[115],"achieving":[116],"1":[118],"TFLOP":[119],"100":[122],"mm2chip":[123],"65":[125],"nm":[126],"technology.":[127]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}