{"id":"https://openalex.org/W1989947739","doi":"https://doi.org/10.1109/lascas.2013.6519062","title":"A real time high definition architecture for the Variable-Length Reference Frame Decoder","display_name":"A real time high definition architecture for the Variable-Length Reference Frame Decoder","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1989947739","doi":"https://doi.org/10.1109/lascas.2013.6519062","mag":"1989947739"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2013.6519062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2013.6519062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075174341","display_name":"Dieison Silveira","orcid":"https://orcid.org/0000-0003-0078-4258"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"D. Silveira","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits, Fed. Univ. of Pelotas, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits, Fed. Univ. of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M. Porto","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits, Fed. Univ. of Pelotas, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits, Fed. Univ. of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits, Fed. Univ. of Pelotas, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits, Fed. Univ. of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8657278418540955},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6572147011756897},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6426210403442383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6217407584190369},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.5692955255508423},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.5479644536972046},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5405555963516235},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5267333984375},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4884306490421295},{"id":"https://openalex.org/keywords/reference-frame","display_name":"Reference frame","score":0.4805462956428528},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.46801862120628357},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.45451685786247253},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.4520237445831299},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4498705267906189},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44823992252349854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3563491106033325},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11490920186042786},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09897667169570923}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8657278418540955},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6572147011756897},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6426210403442383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6217407584190369},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.5692955255508423},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.5479644536972046},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5405555963516235},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5267333984375},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4884306490421295},{"id":"https://openalex.org/C172849965","wikidata":"https://www.wikidata.org/wiki/Q3148875","display_name":"Reference frame","level":3,"score":0.4805462956428528},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.46801862120628357},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.45451685786247253},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.4520237445831299},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4498705267906189},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44823992252349854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3563491106033325},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11490920186042786},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09897667169570923},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2013.6519062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2013.6519062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2038640858","https://openalex.org/W2060108852","https://openalex.org/W2100145287","https://openalex.org/W2106219841","https://openalex.org/W2140199336","https://openalex.org/W2142536989","https://openalex.org/W2143851402","https://openalex.org/W2147000487","https://openalex.org/W2155729921","https://openalex.org/W2505094182"],"related_works":["https://openalex.org/W2917310154","https://openalex.org/W2064045986","https://openalex.org/W2076083851","https://openalex.org/W3112412839","https://openalex.org/W2044368581","https://openalex.org/W1972831055","https://openalex.org/W2007482549","https://openalex.org/W2950533501","https://openalex.org/W1989947739","https://openalex.org/W2115875234"],"abstract_inverted_index":{"Video":[0],"coding":[1],"systems,":[2],"especially":[3],"for":[4,83,128],"high":[5,79],"definition":[6,80],"videos,":[7],"require":[8],"a":[9,16,36,44,76,155],"large":[10,45,52],"external":[11,30],"memory":[12,31,46,56],"bandwidth":[13],"to":[14,32,113,124,154],"encode":[15],"single":[17],"video":[18,25,157],"frame.":[19],"Many":[20],"modules":[21],"of":[22,39,60],"the":[23,29,61,84,92,96,143],"current":[24,67],"encoders":[26],"must":[27],"access":[28],"read":[33],"or":[34],"write":[35],"huge":[37],"amount":[38],"data.":[40],"This":[41,90],"process":[42],"requires":[43],"bandwidth,":[47],"and":[48,111,164],"also":[49],"implies":[50],"in":[51,66,109],"power":[53,63],"consumption,":[54],"since":[55],"accesses":[57],"are":[58],"one":[59],"main":[62],"demanding":[64],"element":[65],"digital":[68],"systems.":[69],"In":[70],"this":[71,73,148],"sense,":[72],"paper":[74],"presents":[75],"real":[77],"time":[78],"hardware":[81,162],"architecture":[82,145],"variable":[85],"length":[86],"reference":[87],"frame":[88],"decoder.":[89],"is":[91,122],"decoder":[93],"used":[94],"by":[95,142],"Reference":[97],"Frame":[98],"Context":[99],"Adaptive":[100],"Variable-Length":[101],"Coder":[102],"(RFCAVLC).":[103],"The":[104,119,138],"RFCAVLD":[105],"(Decoder)":[106],"was":[107],"described":[108],"VHDL":[110],"synthesized":[112],"an":[114],"Altera":[115],"Stratix":[116],"4":[117],"FPGA.":[118],"proposed":[120],"design":[121],"able":[123],"reach":[125],"real-time":[126],"encoding":[127],"WQSXGA":[129],"(3200":[130],"\u00d7":[131],"2048":[132],"pixels)":[133],"videos":[134],"at":[135],"34":[136],"fps.":[137],"synthesis":[139],"results":[140],"achieved":[141],"designed":[144],"indicate":[146],"that":[147],"solution":[149],"can":[150],"be":[151],"easily":[152],"coupled":[153],"complete":[156],"encoder":[158],"system,":[159],"with":[160],"negligible":[161],"overhead":[163],"without":[165],"compromising":[166],"throughput.":[167]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}