{"id":"https://openalex.org/W1967489983","doi":"https://doi.org/10.1109/lascas.2013.6519061","title":"High-level design and synthesis of a MPEG-4 AAC IMDCT module","display_name":"High-level design and synthesis of a MPEG-4 AAC IMDCT module","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1967489983","doi":"https://doi.org/10.1109/lascas.2013.6519061","mag":"1967489983"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2013.6519061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2013.6519061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090759763","display_name":"Renato Coral Sampaio","orcid":"https://orcid.org/0000-0001-8088-6195"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. C. Sampaio","raw_affiliation_strings":["Computer Science Department, University of Brasilia, Brasilia, Brazil","[Computer Science Department, University of Brasilia, Brasilia, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Brasilia, Brasilia, Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"[Computer Science Department, University of Brasilia, Brasilia, Brazil]","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012161952","display_name":"Pedro de Azevedo Berger","orcid":null},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Pedro de A Berger","raw_affiliation_strings":["Universidade de Brasilia, Brasilia, DF, BR","[Computer Science Department, University of Brasilia, Brasilia, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Brasilia, Brasilia, DF, BR","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"[Computer Science Department, University of Brasilia, Brasilia, Brazil]","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019378528","display_name":"Ricardo Pezzuol Jacobi","orcid":"https://orcid.org/0000-0002-4520-7641"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. P. Jacobi","raw_affiliation_strings":["Computer Science Department, University of Brasilia, Brasilia, Brazil","[Computer Science Department, University of Brasilia, Brasilia, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Brasilia, Brasilia, Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"[Computer Science Department, University of Brasilia, Brasilia, Brazil]","institution_ids":["https://openalex.org/I150729083"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150729083"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"56","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7489399909973145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7341263890266418},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6672868132591248},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6493015289306641},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.6429228186607361},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6204262375831604},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6171650290489197},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6123365759849548},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.501657247543335},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4693789482116699},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46725958585739136},{"id":"https://openalex.org/keywords/inverse","display_name":"Inverse","score":0.4362568259239197},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35851579904556274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3384097218513489},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20333990454673767},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14557203650474548},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09966897964477539},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08465933799743652},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07876434922218323}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7489399909973145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7341263890266418},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6672868132591248},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6493015289306641},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6429228186607361},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6204262375831604},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6171650290489197},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6123365759849548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.501657247543335},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4693789482116699},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46725958585739136},{"id":"https://openalex.org/C207467116","wikidata":"https://www.wikidata.org/wiki/Q4385666","display_name":"Inverse","level":2,"score":0.4362568259239197},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35851579904556274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3384097218513489},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20333990454673767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14557203650474548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09966897964477539},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08465933799743652},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07876434922218323},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2013.6519061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2013.6519061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1914246070","https://openalex.org/W2016195053","https://openalex.org/W2033750332","https://openalex.org/W2064665753","https://openalex.org/W2092771402","https://openalex.org/W2103888037","https://openalex.org/W2113462908","https://openalex.org/W2117846733","https://openalex.org/W2117874328","https://openalex.org/W6654639987","https://openalex.org/W6673788364"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W4313484792","https://openalex.org/W2921149022","https://openalex.org/W1978911128","https://openalex.org/W4281784598"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,19,64],"architectural":[4],"design":[5],"space":[6],"exploration":[7],"of":[8,38,77],"the":[9,52,61,78,81,85],"MPEG-4":[10],"AAC":[11],"Inverse":[12],"Modified":[13],"Cosine":[14],"Transform":[15],"(IMDCT)":[16],"starting":[17],"from":[18],"algorithmic":[20],"C++":[21],"description.":[22],"Using":[23],"a":[24,75],"High-level":[25],"Synthesis":[26],"tool,":[27],"several":[28],"alternative":[29],"solutions":[30],"were":[31],"generated":[32],"with":[33,49,63],"different":[34],"results":[35],"in":[36],"terms":[37],"area":[39],"and":[40,47,51,89],"throughput.":[41],"All":[42],"designs":[43],"have":[44],"been":[45],"synthesized":[46],"tested":[48],"FPGAs":[50],"final":[53],"architecture":[54],"has":[55],"shown":[56],"similar":[57],"resources":[58],"utilization":[59],"to":[60],"obtained":[62],"RTL":[65],"design,":[66],"but":[67],"requiring":[68],"much":[69],"less":[70],"development":[71],"time.":[72],"We":[73],"present":[74],"comparison":[76],"costs":[79],"for":[80],"two":[82],"approaches":[83],"regarding":[84],"silicon":[86],"area,":[87],"speed":[88],"required":[90],"DSP":[91],"resources.":[92]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}