{"id":"https://openalex.org/W2524277929","doi":"https://doi.org/10.1109/jsyst.2015.2464153","title":"QoS Management on Heterogeneous Architecture for Multiprogrammed, Parallel, and Domain-Specific Applications","display_name":"QoS Management on Heterogeneous Architecture for Multiprogrammed, Parallel, and Domain-Specific Applications","publication_year":2015,"publication_date":"2015-08-19","ids":{"openalex":"https://openalex.org/W2524277929","doi":"https://doi.org/10.1109/jsyst.2015.2464153","mag":"2524277929"},"language":"en","primary_location":{"id":"doi:10.1109/jsyst.2015.2464153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jsyst.2015.2464153","pdf_url":null,"source":{"id":"https://openalex.org/S95999327","display_name":"IEEE Systems Journal","issn_l":"1932-8184","issn":["1932-8184","1937-9234","2373-7816"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Systems Journal","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100386112","display_name":"Ying Zhang","orcid":"https://orcid.org/0000-0002-2960-425X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying Zhang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066116668","display_name":"Li Zhao","orcid":"https://orcid.org/0000-0003-2956-3539"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Zhao","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088669728","display_name":"Ramesh Illikkal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Illikkal","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Andrew Herdrich","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Herdrich","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101893942","display_name":"Lu Peng","orcid":"https://orcid.org/0000-0003-3545-286X"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lu Peng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA, USA","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.22144315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"11","issue":"4","first_page":"2096","last_page":"2107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8668767213821411},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.7818582057952881},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6232514381408691},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.615376353263855},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5898319482803345},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5151135325431824},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.456494003534317},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.44710004329681396},{"id":"https://openalex.org/keywords/heterogeneous-network","display_name":"Heterogeneous network","score":0.4447654187679291},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.435417115688324},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41035032272338867},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4086003005504608},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3545895516872406},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1986437439918518},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12680765986442566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8668767213821411},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.7818582057952881},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6232514381408691},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.615376353263855},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5898319482803345},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5151135325431824},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.456494003534317},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.44710004329681396},{"id":"https://openalex.org/C158207573","wikidata":"https://www.wikidata.org/wiki/Q5747224","display_name":"Heterogeneous network","level":4,"score":0.4447654187679291},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.435417115688324},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41035032272338867},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4086003005504608},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3545895516872406},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1986437439918518},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12680765986442566},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C108037233","wikidata":"https://www.wikidata.org/wiki/Q11375","display_name":"Wireless network","level":3,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jsyst.2015.2464153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jsyst.2015.2464153","pdf_url":null,"source":{"id":"https://openalex.org/S95999327","display_name":"IEEE Systems Journal","issn_l":"1932-8184","issn":["1932-8184","1937-9234","2373-7816"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Systems Journal","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W22490863","https://openalex.org/W71198055","https://openalex.org/W1661873201","https://openalex.org/W1993711049","https://openalex.org/W1998310976","https://openalex.org/W2010843180","https://openalex.org/W2059530893","https://openalex.org/W2067649272","https://openalex.org/W2077791698","https://openalex.org/W2082783666","https://openalex.org/W2105876415","https://openalex.org/W2112085716","https://openalex.org/W2129573249","https://openalex.org/W2129816520","https://openalex.org/W2132078224","https://openalex.org/W2143592587","https://openalex.org/W2143773524","https://openalex.org/W2145988169","https://openalex.org/W2146434221","https://openalex.org/W2155917287","https://openalex.org/W2158296221","https://openalex.org/W2162838417","https://openalex.org/W2168102371","https://openalex.org/W2169875292","https://openalex.org/W2524532577","https://openalex.org/W4210790398","https://openalex.org/W4233484638","https://openalex.org/W4236382111","https://openalex.org/W4238816702","https://openalex.org/W4250692521","https://openalex.org/W6637057641","https://openalex.org/W6679004590","https://openalex.org/W6683561196","https://openalex.org/W6817964639"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W2084977540","https://openalex.org/W2051367001","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2021050177","https://openalex.org/W2360740901","https://openalex.org/W1485524700","https://openalex.org/W1733143018"],"abstract_inverted_index":{"Quality-of-service":[0],"(QoS)":[1],"management":[2,56,148],"is":[3,42,96],"widely":[4],"employed":[5],"to":[6,10,34,44,195],"provide":[7],"differentiable":[8],"performance":[9,134,180,198],"programs":[11,131,200],"with":[12,132,201,208],"distinctive":[13],"priorities":[14],"on":[15,27,57,67,78,101,156,169,179],"conventional":[16],"chip-multiprocessor":[17],"(CMP)":[18],"platforms.":[19],"Recently,":[20],"heterogeneous":[21,59,68,102,157,172],"architecture":[22],"integrating":[23],"diverse":[24,88,111],"processor":[25],"cores":[26],"the":[28,54,79,87,110,126,189,197],"same":[29],"silicon":[30],"has":[31],"been":[32],"proposed":[33,190],"better":[35],"serve":[36],"various":[37],"application":[38],"domains,":[39],"and":[40,82,118,152],"it":[41],"expected":[43],"be":[45,62,71],"an":[46],"important":[47,97],"design":[48],"paradigm":[49],"of":[50,63,84,90,94,113,121,128,165,181,199],"future":[51],"processors.":[52],"Therefore,":[53],"QoS":[55,100,147,191],"emerging":[58],"systems":[60],"will":[61],"great":[64],"significance.":[65],"Workloads":[66],"architectures":[69],"can":[70],"multiprogrammed,":[72,150],"heterogeneous,":[73],"and/or":[74],"domain":[75],"specific":[76],"depending":[77],"form":[80],"factor":[81],"device":[83],"interest.":[85],"Considering":[86],"characteristics":[89,112],"these":[91],"three":[92],"classes":[93],"workloads":[95],"when":[98],"managing":[99],"architectures.":[103],"For":[104],"example,":[105],"for":[106,149],"parallel":[107,123,130],"applications,":[108,124],"considering":[109],"thread":[114],"synchronization,":[115],"data":[116],"sharing,":[117],"parallelization":[119],"pattern":[120],"representative":[122],"governing":[125],"execution":[127],"multiple":[129],"different":[133],"requirements":[135],"becomes":[136],"a":[137,163,170],"complicated":[138],"yet":[139],"significant":[140],"problem.":[141],"In":[142],"this":[143],"paper,":[144],"we":[145],"study":[146],"parallel,":[151],"domain-specific":[153],"applications":[154],"running":[155],"CMP":[158],"systems.":[159],"We":[160],"comprehensively":[161],"assess":[162],"series":[164],"task-to-core":[166],"mapping":[167],"policies":[168,192],"real":[171],"hardware":[173],"(QuickIA)":[174],"by":[175],"characterizing":[176],"their":[177],"impacts":[178],"individual":[182],"applications.":[183],"Our":[184],"evaluation":[185],"results":[186],"show":[187],"that":[188],"are":[193],"effective":[194],"improve":[196],"highest":[202],"priority":[203],"while":[204],"striking":[205],"good":[206],"tradeoff":[207],"system":[209],"fairness.":[210]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}