{"id":"https://openalex.org/W7139070715","doi":"https://doi.org/10.1109/jssc.2026.3671459","title":"A 40-GS/s 8-bit Time-Interleaved ADC Featuring SFDR-Enhanced Sampling and Power-Efficient Time-Domain Quantization in 28-nm CMOS","display_name":"A 40-GS/s 8-bit Time-Interleaved ADC Featuring SFDR-Enhanced Sampling and Power-Efficient Time-Domain Quantization in 28-nm CMOS","publication_year":2026,"publication_date":"2026-03-18","ids":{"openalex":"https://openalex.org/W7139070715","doi":"https://doi.org/10.1109/jssc.2026.3671459"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2026.3671459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2026.3671459","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Chenghao Zhang","orcid":"https://orcid.org/0000-0001-5802-3625"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chenghao Zhang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-5802-3625","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129754476","display_name":"Maliang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Maliang Liu","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0003-3181-3277","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019282537","display_name":"Yuan Chang","orcid":"https://orcid.org/0000-0002-9790-4529"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Chang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yihang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yihang Yang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061907702","display_name":"Jinhai Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinhai Xiao","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0009-5560-8041","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yintang Yang","orcid":"https://orcid.org/0000-0001-9745-5404"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yintang Yang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-9745-5404","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5129880129","display_name":"Yong Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["Department of Electronic Engineering, State Key Laboratory of Space Network and Communications, Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-2794-1324","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, State Key Laboratory of Space Network and Communications, Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.58991086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"5","first_page":"1907","last_page":"1920"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.6578999757766724,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.6578999757766724,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.2434999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.03400000184774399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.6279000043869019},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6171000003814697},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5175999999046326},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5123000144958496},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4921000003814697},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.4657000005245209},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.4390999972820282},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.43630000948905945},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.41119998693466187},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.3824999928474426}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6373000144958496},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.6279000043869019},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6171000003814697},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5175999999046326},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5123000144958496},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4921000003814697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47510001063346863},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.4657000005245209},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.4390999972820282},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.43630000948905945},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.41119998693466187},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.3824999928474426},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.3752000033855438},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.36329999566078186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.362199991941452},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3553999960422516},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.3303999900817871},{"id":"https://openalex.org/C51319974","wikidata":"https://www.wikidata.org/wiki/Q3509564","display_name":"Pulse generator","level":3,"score":0.3296000063419342},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3269999921321869},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3255999982357025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.322299987077713},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.3077000081539154},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.29809999465942383},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.2937000095844269},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.2872999906539917},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.2858999967575073},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.2842999994754791},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.28139999508857727},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.2768999934196472},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.2720000147819519},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.27079999446868896},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.25850000977516174},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.25540000200271606},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2026.3671459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2026.3671459","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9005500078201294,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4810078465","display_name":null,"funder_award_id":"2024ZD0302600","funder_id":"https://openalex.org/F4320329860","funder_display_name":"National Science and Technology Major Project"},{"id":"https://openalex.org/G6260631326","display_name":null,"funder_award_id":"KYFZ25008","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G7233852289","display_name":null,"funder_award_id":"8091B02042301","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320323229","display_name":"National Central University","ror":"https://ror.org/00944ve71"},{"id":"https://openalex.org/F4320329860","display_name":"National Science and Technology Major Project","ror":null},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"reports":[2],"a":[3,22,32,47,60,151,162,172,177],"40-GS/s":[4],"8-bit":[5,24],"time-interleaved":[6],"(TI)":[7],"time-domain":[8],"(TD)":[9],"gated-ring-oscillator":[10],"analog-to-digital":[11],"converter":[12,84],"(GRO-ADC).":[13],"An":[14],"interleaving":[15],"number":[16],"of":[17,74,116,166,180,186,193,201,204],"32":[18],"is":[19,148],"achieved":[20],"with":[21],"single-channel":[23,136],"GRO-ADC":[25,134,146],"operating":[26],"at":[27,189],"1.25":[28],"GS/s,":[29,195],"leading":[30],"to":[31,38,69,88,102,197],"low":[33],"front-end":[34],"design":[35,142],"complexity":[36],"compared":[37],"recently":[39],"published":[40],"arts.":[41],"The":[42,144],"sampling":[43,87],"front":[44],"end":[45],"employs":[46],"linearity-enhanced":[48],"boosted":[49],"switch":[50],"that":[51],"supports":[52],"short-time":[53],"and":[54,92,120,126,138,157,183],"high-common-mode-level":[55],"sampling,":[56],"as":[57,59],"well":[58],"switched":[61],"class-AB":[62],"output":[63],"buffer":[64],"for":[65],"low-power":[66],"driving.":[67],"Also,":[68],"further":[70],"enhance":[71,89],"the":[72,75,82,90,94,99,113,117,122,128,133,140,190,198],"performance":[73],"GRO-ADC,":[76],"we":[77],"devise":[78],"several":[79],"techniques:":[80],"1)":[81],"voltage-to-time":[83],"utilizes":[85],"differential":[86],"swing":[91],"reduce":[93],"charging":[95],"time":[96],"while":[97],"integrating":[98],"pulse-enabled":[100],"cross-detector":[101],"improve":[103],"power":[104,159],"efficiency;":[105],"2)":[106],"an":[107,184],"adaptive-operation":[108],"pulse":[109,115,123],"generator":[110],"(PG)":[111],"eliminates":[112],"unnecessary":[114],"previous":[118],"topology":[119],"minimizes":[121],"generation":[124],"power;":[125],"3)":[127],"multi-channel":[129],"interleaved":[130],"architecture":[131],"frees":[132],"from":[135],"calibration":[137],"reduces":[139],"sub-ADC":[141],"complexity.":[143],"TI":[145],"prototype":[147],"fabricated":[149],"in":[150],"28-nm":[152],"CMOS":[153],"using":[154],"dual":[155],"1-":[156],"1.8-V":[158],"supply,":[160],"yielding":[161],"compact":[163],"active":[164],"area":[165],"0.015":[167],"mm<sup":[168],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[169],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[170],"With":[171],"Nyquist":[173],"input,":[174],"it":[175],"achieves":[176],"measured":[178],"SNDR":[179],"36.1":[181],"dB":[182,188],"SFDR":[185],"49":[187],"conversion":[191],"rate":[192],"40":[194],"corresponding":[196],"Walden":[199],"figures":[200],"merit":[202],"(FoMw)":[203],"68.6":[205],"fJ/conversion":[206],"step.":[207]},"counts_by_year":[],"updated_date":"2026-04-25T06:01:18.069262","created_date":"2026-03-20T00:00:00"}