{"id":"https://openalex.org/W7134981274","doi":"https://doi.org/10.1109/jssc.2026.3669626","title":"A 13.8% Speed-Enhanced 1 T Mask ROM by Algorithmically Signed Program Data on 3-nm Fin-FET Logic CMOS","display_name":"A 13.8% Speed-Enhanced 1 T Mask ROM by Algorithmically Signed Program Data on 3-nm Fin-FET Logic CMOS","publication_year":2026,"publication_date":"2026-03-10","ids":{"openalex":"https://openalex.org/W7134981274","doi":"https://doi.org/10.1109/jssc.2026.3669626"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2026.3669626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2026.3669626","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5128732693","display_name":"Ryota Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryota Watanabe","raw_affiliation_strings":["TSMC Design Technology Japan"],"raw_orcid":"https://orcid.org/0009-0008-0976-9795","affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["TSMC Design Technology Japan"],"raw_orcid":"https://orcid.org/0000-0002-9986-5308","affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110552256","display_name":"Hidemitsu Kojima","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hidemitsu Kojima","raw_affiliation_strings":["TSMC Design Technology Japan"],"raw_orcid":"https://orcid.org/0009-0000-0616-1452","affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076780411","display_name":"Kazumasa Uno","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kazumasa Uno","raw_affiliation_strings":["TSMC Design Technology Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128750862","display_name":"Hiromasa Otsubo","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hiromasa Otsubo","raw_affiliation_strings":["TSMC Design Technology Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128721868","display_name":"Ted Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ted Chu","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd"],"raw_orcid":"https://orcid.org/0009-0004-2669-7157","affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102615711","display_name":"Hong-Chen Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Chen Cheng","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121503458","display_name":"Yih Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih Wang","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114087240","display_name":"Tsung-Yung Jonathan Chang","orcid":"https://orcid.org/0009-0007-6505-5474"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yung Jonathan Chang","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd"],"raw_orcid":"https://orcid.org/0009-0007-6505-5474","affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22371616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"8","first_page":"4442","last_page":"4449"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7800999879837036,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7800999879837036,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.05350000038743019,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.01489999983459711,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6949999928474426},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5605000257492065},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.5460000038146973},{"id":"https://openalex.org/keywords/sign","display_name":"Sign (mathematics)","score":0.5339000225067139},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5321000218391418},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3926999866962433},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36719998717308044}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7623999714851379},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6949999928474426},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5605000257492065},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.5460000038146973},{"id":"https://openalex.org/C139676723","wikidata":"https://www.wikidata.org/wiki/Q1193832","display_name":"Sign (mathematics)","level":2,"score":0.5339000225067139},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5321000218391418},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4341999888420105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4138999879360199},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3926999866962433},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36719998717308044},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.36550000309944153},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.329800009727478},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3264999985694885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.322299987077713},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.3142000138759613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.31189998984336853},{"id":"https://openalex.org/C89836824","wikidata":"https://www.wikidata.org/wiki/Q160710","display_name":"Read-only memory","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3052000105381012},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.27709999680519104},{"id":"https://openalex.org/C2983317576","wikidata":"https://www.wikidata.org/wiki/Q1853339","display_name":"Power demand","level":4,"score":0.26499998569488525},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.25760000944137573}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2026.3669626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2026.3669626","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.40114837884902954,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"As":[0],"emerging":[1,130],"applications":[2],"increasingly":[3],"demand":[4],"higher":[5],"computational":[6],"power":[7],"from":[8],"embedded":[9,126],"memories,":[10,127],"achieving":[11],"sufficient":[12],"performance":[13,124],"and":[14,50,83,104],"timing":[15],"margins":[16],"has":[17,117],"become":[18],"a":[19,32,73,87],"significant":[20],"challenge.":[21],"This":[22],"article":[23],"introduces":[24],"an":[25],"algorithmically":[26],"signed":[27,89,109],"mask":[28],"ROM,":[29,110],"which":[30,111],"incorporates":[31],"sign":[33,56],"column":[34,69],"into":[35],"the":[36,45,59,62,79,118,123],"original":[37],"read-only":[38],"memory":[39],"(ROM)":[40],"bitcell":[41],"array":[42],"to":[43,120],"address":[44],"tradeoff":[46],"between":[47],"access":[48,99],"speed":[49],"read":[51,98],"margin.":[52],"By":[53],"generating":[54],"optimized":[55],"bits":[57],"for":[58,129],"given":[60],"data,":[61],"proportion":[63],"of":[64,86,102,125],"\u201c1\u201d-bits":[65],"programmed":[66],"in":[67],"each":[68],"is":[70,112],"constrained":[71],"within":[72],"certain":[74],"narrow":[75],"range,":[76],"effectively":[77],"mitigating":[78],"tradeoff.":[80],"SPICE":[81],"simulations":[82],"silicon":[84],"measurements":[85],"1.8-Mbit":[88],"ROM":[90],"implemented":[91],"on":[92],"3-nm":[93],"Fin-FET":[94],"logic":[95],"CMOS":[96],"demonstrate":[97],"time":[100],"improvements":[101],"12.7%":[103],"13.8%,":[105],"respectively.":[106],"The":[107],"proposed":[108],"compatible":[113],"with":[114],"compiler":[115],"implementation,":[116],"potential":[119],"significantly":[121],"enhance":[122],"particularly":[128],"high-performance":[131],"applications.":[132]},"counts_by_year":[],"updated_date":"2026-07-25T05:54:39.514286","created_date":"2026-03-12T00:00:00"}