{"id":"https://openalex.org/W7131266331","doi":"https://doi.org/10.1109/jssc.2026.3652928","title":"A 60-GHz Low-Noise mmWave Divider-Less Fractional- <i>N</i> Cascaded PLL Achieving \u2212250.2-dB FoM <sub>J</sub> in 28-nm CMOS","display_name":"A 60-GHz Low-Noise mmWave Divider-Less Fractional- <i>N</i> Cascaded PLL Achieving \u2212250.2-dB FoM <sub>J</sub> in 28-nm CMOS","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7131266331","doi":"https://doi.org/10.1109/jssc.2026.3652928"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2026.3652928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2026.3652928","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080212743","display_name":"JM Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaehong Jung","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0003-3690-4901","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065035127","display_name":"E. I. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eunseok Lee","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5729-8256","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039062148","display_name":"Donghyeon Han","orcid":"https://orcid.org/0000-0002-5212-2072"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donghyeon Han","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5212-2072","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031873103","display_name":"Jinchen Wang","orcid":"https://orcid.org/0000-0001-5936-5512"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinchen Wang","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5936-5512","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068474208","display_name":"A. Chandrakasan","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anantha P. Chandrakasan","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5977-2748","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072894422","display_name":"Ruonan Han","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruonan Han","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6289-7832","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19405734,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"4","first_page":"1425","last_page":"1437"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.756600022315979,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.756600022315979,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.2069000005722046,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.004100000020116568,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6703000068664551},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5511999726295471},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5016999840736389},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.49059998989105225},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4799000024795532},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4641000032424927},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4627000093460083},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3952000141143799},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.3865000009536743}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6703000068664551},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.585099995136261},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5511999726295471},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5016999840736389},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.49059998989105225},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4799000024795532},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4641000032424927},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4627000093460083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41130000352859497},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3984000086784363},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3952000141143799},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.3865000009536743},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.35510000586509705},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.35420000553131104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34450000524520874},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.3131999969482422},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.3122999966144562},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.30720001459121704},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.30469998717308044},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.2994999885559082},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2978000044822693},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.29100000858306885},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.28540000319480896},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.28349998593330383},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.2824000120162964},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.2782999873161316},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.27799999713897705},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.27730000019073486},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.27410000562667847},{"id":"https://openalex.org/C171496939","wikidata":"https://www.wikidata.org/wiki/Q1347410","display_name":"Variable capacitor","level":4,"score":0.2703999876976013}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2026.3652928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2026.3652928","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6704984903335571,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,30,43,56,96,135,151,173,179,190,204,235,265],"fractional-<inline-formula":[4,32],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5,33,142,247,252,267],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[6,34,143,253,268],"<tex-math":[7,35,144,254,269],"notation=\"LaTeX\">${":[8,36],"{N}}$</tex-math>":[9,37],"</inline-formula>":[10,38,148,258,273],"cascaded":[11,26,230],"phase-locked":[12],"loop":[13,175],"(PLL)":[14],"operating":[15],"in":[16,169,226,234],"the":[17,66,70,84,93,126,129,137,170,201,227],"mmWave":[18,191,208],"band":[19],"from":[20],"55.8":[21],"to":[22,64,120,164,264],"64.2":[23],"GHz.":[24],"The":[25,52,73,187,210,229],"architecture":[27],"consists":[28],"of":[29,69,83,92,98,128,154,161,244,274],"first-stage":[31,53,138],"reference-sampling":[39],"(RS)":[40],"PLL":[41,231],"and":[42,87,124,150,206,216,239],"second-stage":[44,171],"sub-sampling":[45],"(SS)":[46],"PLL,":[47],"incorporating":[48],"two":[49,78],"key":[50],"innovations.":[51],"RS-PLL":[54,139],"leverages":[55],"fully":[57],"differential":[58,116],"voltage-domain":[59],"quantization-noise":[60],"cancellation":[61],"(FDVD-QNC)":[62],"scheme":[63],"suppress":[65],"quantization":[67],"noise":[68,122],"delta\u2013sigma":[71],"modulator.":[72],"proposed":[74],"FDVD-QNC,":[75],"implemented":[76],"through":[77],"sequential":[79],"steps\u2014bottom-plate":[80],"voltage":[81,90],"switching":[82],"sampling":[85,130],"capacitor":[86],"intentional":[88],"offset":[89],"control":[91],"transconductance":[94],"cell\u2014achieves":[95],"resolution":[97],"0.08":[99],"mV":[100],"with":[101,157,260],"an":[102,241],"integral":[103],"nonlinearity":[104],"(INL)":[105],"within":[106,220],"1":[107],"LSB,":[108],"while":[109],"consuming":[110],"only":[111,158],"0.64":[112],"mW.":[113],"Moreover,":[114],"its":[115],"topology":[117],"minimizes":[118],"susceptibility":[119],"external":[121],"sources":[123],"doubles":[125],"gain":[127],"phase":[131],"detector":[132],"(PD).":[133],"As":[134],"result,":[136],"achieves":[140,217,250],"<inline-formula":[141,251,266],"notation=\"LaTeX\">$48.4~\\text":[145],"{fs}_{\\text":[146,256],"{rms}}$</tex-math>":[147,257],"jitter":[149,259],"fractional":[152],"spur":[153],"\u221262.8":[155],"dBc":[156],"14.2":[159],"mW":[160,215],"power.":[162],"Next,":[163],"enable":[165],"reliable":[166],"frequency":[167,196,218],"acquisition":[168,219],"SS-PLL,":[172],"frequency-locked":[174],"(FLL)":[176],"based":[177],"on":[178],"switched-capacitor":[180],"(SC)":[181],"frequency-to-voltage":[182],"converter":[183],"(FVC)":[184],"is":[185,232],"proposed.":[186],"SC-FVC":[188],"realizes":[189],"divider-less":[192],"FLL":[193,212],"by":[194],"converting":[195],"into":[197],"voltage,":[198],"thereby":[199],"eliminating":[200],"need":[202],"for":[203],"bulky":[205],"power-hungry":[207],"divider.":[209],"SC-FVC-based":[211],"consumes":[213],"0.84":[214],"448":[221],"ns":[222],"without":[223],"harmonic":[224],"lock":[225],"SS-PLL.":[228],"fabricated":[233],"28-nm":[236],"CMOS":[237],"process":[238],"occupies":[240],"active":[242],"area":[243],"0.33":[245],"mm<sup":[246],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[248],"It":[249],"notation=\"LaTeX\">$58.4~\\text":[255],"28.4":[261],"mW,":[262],"corresponding":[263],"notation=\"LaTeX\">$\\text":[270],"{FoM}\\!_{\\text":[271],"{J}}$</tex-math>":[272],"\u2212250.2":[275],"dB.":[276]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-02-25T00:00:00"}