{"id":"https://openalex.org/W7124874945","doi":"https://doi.org/10.1109/jssc.2025.3647096","title":"Side-Channel Attack-Resistant HMAC-SHA256 Accelerator With Boolean and Arithmetic Masking in Intel 4 CMOS","display_name":"Side-Channel Attack-Resistant HMAC-SHA256 Accelerator With Boolean and Arithmetic Masking in Intel 4 CMOS","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7124874945","doi":"https://doi.org/10.1109/jssc.2025.3647096"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2025.3647096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3647096","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003357019","display_name":"Sachin Taneja","orcid":"https://orcid.org/0000-0002-4590-7875"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin Taneja","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-4590-7875","affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078003656","display_name":"Vikram Suresh","orcid":"https://orcid.org/0000-0001-8879-1967"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram B. Suresh","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074467331","display_name":"Raghavan Kumar","orcid":"https://orcid.org/0000-0001-7399-1886"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raghavan Kumar","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-7399-1886","affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-5207-1079","affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu K. Mathew","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-1344-7533","affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0834798,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"3","first_page":"1026","last_page":"1036"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.006099999882280827,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6840999722480774},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6241999864578247},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5834000110626221},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4366999864578247},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.40790000557899475},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.3815999925136566},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37070000171661377},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3644999861717224},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.3610000014305115}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6958000063896179},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6840999722480774},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6241999864578247},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5834000110626221},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4366999864578247},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42239999771118164},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4189000129699707},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.40790000557899475},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.3815999925136566},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37070000171661377},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3644999861717224},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3610000014305115},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.3506999909877777},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.34200000762939453},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3125999867916107},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3034000098705292},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.2985999882221222},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.2939999997615814},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2921000123023987},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.2874000072479248},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28360000252723694},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.28189998865127563},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.27730000019073486},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26739999651908875},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.2628999948501587},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.25999999046325684},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2531000077724457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3647096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3647096","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9167332649230957,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,68],"work":[1,69],"describes":[2],"a":[3],"side-channel":[4],"attack":[5,63],"(SCA)-resistant":[6],"hash-based":[7],"message":[8],"authentication":[9],"code":[10],"(HMAC)":[11],"accelerator":[12,76],"with":[13,25,34,65,152,191,199],"secure":[14,170],"hash":[15,97],"algorithm":[16],"2":[17],"(SHA-2)":[18],"using":[19,186],"Boolean":[20,53],"and":[21,57,60,101,110,131,144,205,216,238],"arithmetic":[22,55],"masking":[23],"along":[24],"the":[26],"first-reported":[27],"ASIC":[28],"implementation":[29],"in":[30,78,142,158,222],"Intel":[31,79],"4":[32,80],"CMOS":[33,81],"10":[35,203],"M":[36,204,207],"measured":[37,66],"traces.":[38,67],"Previously":[39],"reported":[40,253],"masked":[41,74,126,193],"datapath":[42],"suffers":[43],"from":[44],"high":[45],"area/performance":[46,248],"overheads":[47,249],"(>100%)":[48],"designs":[49],"due":[50],"to":[51,139,235,251],"non-linear":[52,127],"operations,":[54],"additions,":[56],"mask":[58,149,173],"conversions":[59],"lack":[61],"rigorous":[62],"characterization":[64],"introduces":[70],"an":[71],"SCA-resistant":[72,120],"Boolean/arithmetic":[73],"HMAC-SHA256":[75,121],"fabricated":[77],"occupying":[82],"2455":[83],"<inline-formula":[84,111,159,176,223],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[85,91,112,129,133,160,177,224,241],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[86,113,161,178,225,242],"<tex-math":[87,114,162,179,226,243],"notation=\"LaTeX\">$\\mu":[88],"$</tex-math>":[89,164,181,229,245],"</inline-formula>m<sup":[90],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[92],"delivering":[93],"1.7-Gb/s":[94],"(3.4-Gb/s)":[95],"output":[96],"(input":[98],"message)":[99],"throughput":[100],"energy":[102],"efficiency":[103],"of":[104,202],"6.1":[105],"pJ/b":[106],"at":[107],"750":[108],"mV":[109],"notation=\"LaTeX\">$25~^{\\circ":[115],"}$</tex-math>":[116],"</inline-formula>C.":[117],"The":[118],"proposed":[119],"design":[122],"features:":[123],"1)":[124],"multiplexer-based":[125,192],"(<italic":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Maj</i>":[130],"<italic":[132],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Ch</i>)":[134],"compression":[135],"circuits":[136],"providing":[137],"up":[138],"67%":[140],"reduction":[141],"delay":[143,167],"area;":[145],"2)":[146],"Boolean-to-arithmetic":[147],"(BtoA)":[148],"conversion":[150,174],"integrated":[151],"carry-save":[153],"adder":[154,188],"(CSA)":[155],"gates":[156],"resulting":[157,221],"notation=\"LaTeX\">$2.4\\times":[163,244],"</inline-formula>":[165,182,230,246],"lower":[166,183,247],"overhead;":[168],"3)":[169],"arithmetic-to-Boolean":[171],"(AtoB)":[172],"achieving":[175],"notation=\"LaTeX\">$3.3\\times":[180],"area":[184],"overhead":[185],"sparse-tree":[187],"topology":[189],"composed":[190],"gates;":[194],"4)":[195],"SCA":[196,232],"resilience":[197],"demonstrated":[198],"minimum-trace-to-disclosure":[200],"(MTD)":[201],"6.4":[206],"power/EM":[208],"traces":[209],"against":[210],"test":[211],"vector":[212],"leakage":[213],"assessment":[214],"(TVLA)":[215],"correlation":[217],"power":[218],"analysis":[219],"(CPA)":[220],"notation=\"LaTeX\">$\\gt":[227],"73\\times":[228],"higher":[231],"resistance":[233],"compared":[234,250],"unprotected":[236],"engine;":[237],"5)":[239],"17%/<inline-formula":[240],"previously":[252],"implementations.":[254]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-01-21T00:00:00"}