{"id":"https://openalex.org/W7114803736","doi":"https://doi.org/10.1109/jssc.2025.3640681","title":"A Constant Bandwidth Oversampling PLL Enabled by a Constant-Gain Oversampler Composed of Double-Edge and Sampling Single-Edge Capacitive Charging and Discharging Phase Interpolators","display_name":"A Constant Bandwidth Oversampling PLL Enabled by a Constant-Gain Oversampler Composed of Double-Edge and Sampling Single-Edge Capacitive Charging and Discharging Phase Interpolators","publication_year":2025,"publication_date":"2025-12-11","ids":{"openalex":"https://openalex.org/W7114803736","doi":"https://doi.org/10.1109/jssc.2025.3640681"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2025.3640681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3640681","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Xueke Cai","orcid":"https://orcid.org/0009-0006-2030-867X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueke Cai","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0006-2030-867X","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Tong Zhang","orcid":"https://orcid.org/0009-0008-4121-7595"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0008-4121-7595","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Deyong Li","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Deyong Li","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yang Zhao","orcid":"https://orcid.org/0000-0002-2236-6092"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Zhao","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-2236-6092","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yongfu Li","orcid":"https://orcid.org/0000-0002-6322-8614"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongfu Li","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6322-8614","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Honglan Jiang","orcid":"https://orcid.org/0000-0003-3705-4240"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Honglan Jiang","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3705-4240","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Patrick P. Mercier","orcid":"https://orcid.org/0000-0003-1488-5076"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick P. Mercier","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1488-5076","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":null,"display_name":"Hui Wang","orcid":"https://orcid.org/0000-0002-4688-1451"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Wang","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-4688-1451","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.46605046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"7","first_page":"3460","last_page":"3473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.003800000064074993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.9373000264167786},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7210000157356262},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.6779999732971191},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.671999990940094},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.6467000246047974},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5486000180244446},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4708999991416931},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4399999976158142},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43320000171661377}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.9373000264167786},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7210000157356262},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.6779999732971191},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.671999990940094},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.6467000246047974},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5486000180244446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5174000263214111},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4708999991416931},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4399999976158142},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43320000171661377},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4034000039100647},{"id":"https://openalex.org/C81370116","wikidata":"https://www.wikidata.org/wiki/Q1335249","display_name":"Time constant","level":2,"score":0.3953000009059906},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.385699987411499},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.35580000281333923},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3553999960422516},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3465999960899353},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.33309999108314514},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.33090001344680786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3240000009536743},{"id":"https://openalex.org/C20326153","wikidata":"https://www.wikidata.org/wiki/Q7049638","display_name":"Nonuniform sampling","level":3,"score":0.3086000084877014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3003999888896942},{"id":"https://openalex.org/C39394816","wikidata":"https://www.wikidata.org/wiki/Q939318","display_name":"RC circuit","level":4,"score":0.28850001096725464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27399998903274536},{"id":"https://openalex.org/C118277053","wikidata":"https://www.wikidata.org/wiki/Q5172837","display_name":"Correlated double sampling","level":4,"score":0.2736999988555908},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.26910001039505005},{"id":"https://openalex.org/C29265498","wikidata":"https://www.wikidata.org/wiki/Q7047719","display_name":"Noise measurement","level":3,"score":0.26030001044273376}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3640681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3640681","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"introduces":[2],"a":[3,32,68,91,136],"constant":[4,92],"bandwidth":[5],"oversampling":[6,19],"PLL":[7],"(CBW-OSPLL)":[8],"that":[9],"eliminates":[10],"the":[11,87,106,109,123,127,146,203,206],"noise":[12,100],"degradation":[13],"and":[14,40,44,49,101,111,115,129,172,183,197],"stability":[15],"limitations":[16],"of":[17,36,108,126,154,169,180,188,205],"conventional":[18],"phase-locked":[20],"loops":[21],"(PLLs)":[22],"caused":[23],"by":[24],"sampling":[25,45,56,83,93,96],"gain":[26],"fluctuations.":[27],"The":[28,58,81],"proposed":[29,88,147,207],"CBW-OSPLL":[30,149],"utilizes":[31],"constant-gain":[33],"oversampler":[34],"composed":[35],"double-edge":[37],"capacitive":[38,47],"charging":[39,48],"discharging":[41,50],"PIs":[42,51],"(DE-CCDPIs)":[43],"single-edge":[46],"(SSE-CCDPIs)":[52],"with":[53,63],"embedded":[54,85],"reference":[55,69],"functionality.":[57],"DE-CCDPIs":[59,110,128],"provide":[60],"eight":[61],"clocks":[62],"phases":[64,78],"uniformly":[65],"distributed":[66],"within":[67],"cycle,":[70],"which":[71],"are":[72,119,200],"further":[73,104],"evenly":[74],"split":[75],"into":[76],"16":[77],"through":[79],"SSE-CCDPIs.":[80],"intrinsic":[82],"functionality":[84],"in":[86,135],"SSE-CCDPI":[89],"ensures":[90],"across":[94,192],"all":[95],"locations,":[97],"enabling":[98],"improved":[99],"stability.":[102],"To":[103],"improve":[105],"linearity":[107],"SSE-CCDPIs,":[112],"direct-gating":[113],"transition":[114],"voltage":[116],"clamping":[117],"techniques":[118],"proposed,":[120],"collectively":[121],"reducing":[122],"differential":[124],"nonlinearity":[125],"SSE-CCDPIs":[130],"to":[131],"0.001":[132],"LSB.":[133],"Fabricated":[134],"standard":[137],"0.18-<inline-formula":[138],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[139,157,178,186],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[140],"<tex-math":[141],"notation=\"LaTeX\">$\\mu":[142],"$</tex-math>":[143],"</inline-formula>m":[144],"CMOS,":[145],"integer-N":[148],"occupies":[150],"an":[151,166,176,184],"active":[152],"area":[153],"0.44":[155],"mm<sup":[156],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[158],"When":[159],"operating":[160],"at":[161],"2":[162],"GHz,":[163],"it":[164],"achieves":[165],"rms":[167],"jitter":[168],"444":[170],"fs":[171],"consumes":[173],"7.6mW,":[174],"yielding":[175],"FoM<sub":[177,185],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">JIT</sub>":[179],"\u2212238.2":[181],"dB":[182],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">REF</sub>":[187],"\u2212240.2dB,":[189],"while":[190],"measurements":[191],"supply":[193],"variation,":[194,196],"temperature":[195],"multiple":[198],"samples":[199],"performed,":[201],"demonstrating":[202],"robustness":[204],"CBW-OSPLL.":[208]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2025-12-11T00:00:00"}